- 您現在的位置：買賣IC網 > PDF目錄374015 > ADM8693ARN (ANALOG DEVICES INC) Thyristor Module; Current, It av:250A; Repetitive Reverse Voltage Max, Vrrm:1600V; Peak Surge Current:8800A; di/dt:800A/ s; Package/Case:ND44; Peak Reflow Compatible (260 C):Yes; Current Rating:250A PDF資料下載
參數資料
| 型號： | ADM8693ARN |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 電源管理 |
| 英文描述： | Thyristor Module; Current, It av:250A; Repetitive Reverse Voltage Max, Vrrm:1600V; Peak Surge Current:8800A; di/dt:800A/ s; Package/Case:ND44; Peak Reflow Compatible (260 C):Yes; Current Rating:250A |
| 中文描述： | 2-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO16 |
| 封裝： | MS-012AC, SOIC-16 |
| 文件頁數： | 12/16頁 |
| 文件大小： | 207K |
| 代理商： | ADM8693ARN |
ADM8690–ADM8695
REV. 0
–12–
RESET
Output
T he internal voltage detector monitors V
CC
and generates a
RESET
output to hold the microprocessor’s Reset line low
when V
CC
is below 4.65 V (4.4 V for ADM8693). An internal
timer holds
RESET
low for 50 ms (200 ms for the ADM8695)
after V
CC
rises above 4.65 V (4.4 V for ADM8693). T his pre-
vents repeated toggling of
RESET
even if the 5 V power drops
out and recovers with each power line cycle.
T he crystal oscillator normally used to generate the clock for
microprocessors can take several milliseconds to stabilize. Since
most microprocessors need several clock cycles to reset,
RESET
must be held low until the microprocessor clock oscillator has
started. T he power-up
RESET
pulse lasts 50 ms (200 ms for the
ADM8695) to allow for this oscillator start-up time. If a differ-
ent reset pulse width is required, then a capacitor should be
connected to OSC IN or an external clock may be used. Please
refer to T able I and Figure 4. T he manual reset switch and the
0.1
μ
F capacitor connected to the reset line can be omitted if a
manual reset is not needed. An inverted, active high, RESET
output is also available.
Power Fail Detector
T he +5 V V
CC
power line is monitored via a resistive potential
divider connected to the Power Fail Input (PFI). When the
voltage at PFI falls below 1.3 V, the Power Fail Output (
PFO
)
drives the processor’s NMI input low. If for example a Power
Fail threshold of 4.8 V is set with resistors R
1
and R
2
, the micro-
processor will have the time when V
CC
falls from 4.8 V to 4.65 V
to save data into RAM. An earlier power fail warning can be gen-
erated if the unregulated dc input to the 5 V regulator is avail-
able for monitoring. T his will allow more time for micro-
processor housekeeping tasks to be completed before power is
lost.
RAM Write Protection
T he ADM8691/ADM8693/ADM8695
CE
OUT
line drives the
Chip Select inputs of the CMOS RAM.
CE
OUT
follows
CE
IN
as
long as V
CC
is above the 4.65 V (4.4 V for ADM8693) reset
threshold.
If V
CC
falls below the reset threshold,
CE
OUT
goes high, inde-
pendent of the logic level at
CE
IN
. T his prevents the micropro-
cessor from writing erroneous data into RAM during power-up,
power-down, brownouts and momentary power interruptions.
Watchdog T imer
T he microprocessor drives the Watchdog Input (WDI) with an
I/O line. When OSC IN and OSC SEL are unconnected, the
microprocessor must toggle the WDI pin once every 1.6 seconds
to verify proper software execution. If a hardware or software
failure occurs such that WDI is not toggled, the ADM8691/
ADM8693 will issue a 50 ms (200 ms for ADM8695)
RESET
pulse after 1.6 seconds. T his typically restarts the micro-
processor’s power-up routine. A new
RESET
pulse is issued
every 1.6 seconds until WDI is again strobed. If a different
watchdog timeout period is required, then a capacitor should be
connected to OSC IN or an external clock may be used. Please
refer to T able I and Figure 4.
T he Watchdog Output (
WDO
) goes low if the watchdog timer
is not serviced within its timeout period. Once
WDO
goes low,
it remains low until a transition occurs at WDI. T he watchdog
timer feature can be disabled by leaving WDI unconnected.
T he
RESET
output has an internal 3
μ
A pull-up, and can either
connect to an open collector reset bus or directly drive a CMOS
gate without an external pull-up resistor.
相關PDF資料 |
PDF描述 |
|---|---|
| ADM8693ARU | Thyristor Diode Module; Repetitive Reverse Voltage Max, Vrrm:1800V; Leaded Process Compatible:Yes; Voltage Rating:1800V RoHS Compliant: Yes |
| ADM8693ARW | THYRISTOR MODULE,SCR DOUBLER,1.2kV V(RRM),700A I(T) |
| ADM8691 | Linear 1-cell Li-Ion Battery Charger w/Integrated FET, One LED 20-HTSSOP -20 to 70 |
| ADM8691AN | Linear 1-cell Li-Ion Battery Charger w/Integrated FET, One LED 20-HTSSOP -20 to 70 |
| ADM8693 | bqTINY(TM) Linear 1-cell Li-Ion Charger w/ 1-A FET, AC Present and Temp Sense in QFN-10 10-SON -40 to 85 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ADM8693ARN-REEL | 功能描述:IC SUPERVSR MPU 4.4V ADJ 16SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - 監控器 系列:- 標準包裝:1 系列:- 類型:簡單復位/加電復位 監視電壓數目:1 輸出:開路漏極或開路集電極 復位:低有效 復位超時:標準傳輸延遲為 60 µs 電壓 - 閥值:3V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:SC-74A，SOT-753 供應商設備封裝:SOT-23-5 包裝:Digi-Reel® 其它名稱:LM8364BALMF30DKR |
| ADM8693ARNZ | 功能描述:IC SUPERVSR MPU 4.4V ADJ 16SOIC RoHS:是 類別:集成電路 (IC) >> PMIC - 監控器 系列:- 其它有關文件:STM6717 View All Specifications 標準包裝:1 系列:- 類型:多壓監控器 監視電壓數目:2 輸出:開路漏極或開路集電極 復位:低有效 復位超時:最小為 600 ms 電壓 - 閥值:1.11V，3.075V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:SC-74A，SOT-753 供應商設備封裝:SOT-23-5 包裝:Digi-Reel® 產品目錄頁面:1194 (CN2011-ZH PDF) 其它名稱:497-7019-6 |
| ADM8693ARU | 制造商:Analog Devices 功能描述:Processor Supervisor 4.4V 4.5V to 5.5V 16-Pin TSSOP |
| ADM8693ARU-REEL | 功能描述:IC SUPERVSR MPU 4.4V ADJ 16TSSOP RoHS:否 類別:集成電路 (IC) >> PMIC - 監控器 系列:- 標準包裝:1 系列:- 類型:簡單復位/加電復位 監視電壓數目:1 輸出:開路漏極或開路集電極 復位:低有效 復位超時:標準傳輸延遲為 60 µs 電壓 - 閥值:3V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:SC-74A，SOT-753 供應商設備封裝:SOT-23-5 包裝:Digi-Reel® 其它名稱:LM8364BALMF30DKR |
| ADM8693ARUZ | 功能描述:IC SUPERVSR MPU 4.4V ADJ 16TSSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 監控器 系列:- 標準包裝:1 系列:- 類型:簡單復位/加電復位 監視電壓數目:1 輸出:開路漏極或開路集電極 復位:低有效 復位超時:標準傳輸延遲為 60 µs 電壓 - 閥值:3V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:SC-74A，SOT-753 供應商設備封裝:SOT-23-5 包裝:Digi-Reel® 其它名稱:LM8364BALMF30DKR |
發布緊急采購，3分鐘左右您將得到回復。