- 您現在的位置：買賣IC網 > PDF目錄374016 > ADN2811ACP-CML (ANALOG DEVICES INC) OC-48/OC-48 FEC Clock and Data Recovery IC with Integrated Limiting Amp PDF資料下載
參數資料
| 型號： | ADN2811ACP-CML |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 數字傳輸電路 |
| 英文描述： | OC-48/OC-48 FEC Clock and Data Recovery IC with Integrated Limiting Amp |
| 中文描述： | CLOCK RECOVERY CIRCUIT, QCC48 |
| 封裝： | 7 X 7 MM, LEAD FREE, MO-220-VKKD-2, LFCSP-48 |
| 文件頁數： | 15/16頁 |
| 文件大?。?/td> | 359K |
| 代理商： | ADN2811ACP-CML |
REV. A
ADN2811
–15–
50
50
ADN2811
0.1 F
NIN
PIN
50
TIA
VREF
VCC
50
Figure 21. ADN2811 with DC-Coupled Inputs
LOL Toggling during Loss of Input Data
If the input data stream is lost due to a break in the optical link
(or for any reason), the clock output from the ADN2811 will
stay within 1000 ppm of the VCO center frequency as long as
there is a valid reference clock. The LOL pin will toggle at a
rate of several kHz. This is because the LOL pin will toggle
between a Logic 1 and a Logic 0 while the frequency loop and
phase loop swap control of the VCO. The chain of events are as
follows:
The ADN2811 is locked to the input data stream; LOL = 0.
The input data stream is lost due to a break in the link. The
VCO frequency drifts until the frequency error is greater
than 1000 ppm. LOL is asserted to a Logic 1 as control of
the VCO is passed back to the frequency loop.
The frequency loop pulls the VCO to within 500 ppm of its
center frequency. Control of the VCO is passed back to the
phase loop and LOL is deasserted to a Logic 0.
The phase loop tries to acquire, but there is no input
data present so the VCO frequency drifts.
The VCO frequency drifts until the frequency error is
greater than 1000 ppm. LOL is asserted to a Logic 1 as
control of the VCO is passed back to the frequency
loop. This process is repeated until a valid input data
stream is re-established.
V
CM
= 0.4V MIN
(DC-COUPLED)
V
SE
= 5mV MIN
PIN
NIN
V p-p = PIN – NIN = 2 V
SE
= 10mV AT SENSITIVITY
INPUT (V)
Figure 22. Minimum Allowed DC-Coupled Input Levels
INPUT (V)
PIN
NIN
V
CM
= 0.6V
(DC-COUPLED)
V
SE
= 1.2V MAX
V p-p = PIN – NIN = 2 V
SE
= 2.4V MAX
Figure 23. Maximum Allowed DC-Coupled Input Levels
相關PDF資料 |
PDF描述 |
|---|---|
| ADN2811ACP-CML-RL | OC-48/OC-48 FEC Clock and Data Recovery IC with Integrated Limiting Amp |
| ADN2812 | Continuous Rate 12.3 Mb/s to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp |
| ADN2812ACP | Continuous Rate 12.3 Mb/s to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp |
| ADN2812ACP-RL | Continuous Rate 12.3 Mb/s to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp |
| ADN2812ACP-RL7 | Continuous Rate 12.3 Mb/s to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ADN2811ACP-CML-RL | 制造商:Analog Devices 功能描述:CDR 2488.32Mbps/2666.06Mbps SONET/SDH 48-Pin LFCSP EP T/R |
| ADN2811ACPZ-CML | 功能描述:IC CLK/DATA REC W/AMP 48-LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標準包裝:28 系列:- 類型:時鐘/頻率發生器 PLL:是 主要目的:Intel CPU 服務器 輸入:時鐘 輸出:LVCMOS 電路數:1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應商設備封裝:64-TSSOP 包裝:管件 |
| ADN2811ACPZ-CML-RL | 功能描述:IC CLK DATA REC SDH 2.66GHZ 制造商:analog devices inc. 系列:- 包裝:帶卷（TR） 零件狀態:上次購買時間 PLL:是 主要用途:SONET/SDH，STM 輸入:CML 輸出:CML 電路數:1 比率 - 輸入:輸出:1:2 差分 - 輸入:輸出:是/是 頻率 - 最大值:2.66GHz 電壓 - 電源:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應商器件封裝:48-LFCSP（7x7） 標準包裝:1 |
| ADN2812 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Continuous Rate 12.3 Mb/s to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp |
| ADN2812ACP | 制造商:Analog Devices 功能描述:IC CLOCK/DATA RECOVERY |
發布緊急采購，3分鐘左右您將得到回復。