- 您現在的位置：買賣IC網 > PDF目錄374016 > ADN2812 (Analog Devices, Inc.) Continuous Rate 12.3 Mb/s to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp PDF資料下載
參數資料
| 型號： | ADN2812 |
| 廠商： | Analog Devices, Inc. |
| 元件分類： | 運動控制電子 |
| 英文描述： | Continuous Rate 12.3 Mb/s to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp |
| 中文描述： | 連續速率12.3 Mb / s的2.7 Gb / s的集成時鐘和數據恢復芯片限幅放大器 |
| 文件頁數： | 22/28頁 |
| 文件大小： | 478K |
| 代理商： | ADN2812 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當前第22頁第23頁第24頁第25頁第26頁第27頁第28頁
ADN2812
Transmission Lines
Use of 50 transmission lines is required for all high frequency
input and output signals to minimize reflections: PIN, NIN,
CLKOUTP, CLKOUTN, DATAOUTP, DATAOUTN (also
REFCLKP, REFCLKN, if a high frequency reference clock is
used, such as 155 MHz). It is also necessary for the PIN/NIN
input traces to be matched in length, and the CLKOUTP/N and
DATAOUTP/N output traces to be matched in length to avoid
skew between the differential traces. All high speed CML
outputs, CLKOUTP/N and DATAOUTP/N, also require 100
back termination chip resistors connected between the output
pin and VCC. These resistors should be placed as close as
possible to the output pins. These 100 resistors are in parallel
with on-chip 100 termination resistors to create a 50 back
termination (see Figure 25).
Rev. 0 | Page 22 of 28
The high speed inputs, PIN and NIN, are internally terminated
with 50 to an internal reference voltage (see Figure 26).
A 0.1 μF is recommended between VREF, Pin 3, and GND to
provide an ac ground for the inputs.
As with any high speed mixed-signal design, take care to keep
all high speed digital traces away from sensitive analog nodes.
0
ADN2812
0.1
μ
F
0.1
μ
F
100
100
VCC
100
100
VCC
50
V
TERM
V
TERM
50
50
50
Figure 25. Typical ADN2812 Applications Circuit
0
C
IN
C
IN
50
0.1
μ
F
50
3k
NIN
PIN
ADN2812
2.5V
VREF
50
50
TIA
VCC
Figure 26. ADN2812 AC-Coupled Input Configuration
Soldering Guidelines for Chip Scale Package
The lands on the 32 LFCSP are rectangular. The printed circuit
board pad for these should be 0.1 mm longer than the package
land length and 0.05 mm wider than the package land width.
The land should be centered on the pad. This ensures that the
solder joint size is maximized. The bottom of the chip scale
package has a central exposed pad. The pad on the printed
circuit board should be at least as large as this exposed pad. The
user must connect the exposed pad to VEE using plugged vias
so that solder does not leak through the vias during reflow. This
ensures a solid connection from the exposed pad to VEE.
Choosing AC Coupling Capacitors
AC coupling capacitors at the input (PIN, NIN) and output
(DATAOUTP, DATAOUTN) of the ADN2812 must be chosen
such that the device works properly over the full range of data
rates used in the application. When choosing the capacitors, the
time constant formed with the two 50 resistors in the signal
path must be considered. When a large number of consecutive
identical digits (CIDs) are applied, the capacitor voltage can
droop due to baseline wander (see Figure 27), causing pattern-
dependent jitter (PDJ).
The user must determine how much droop is tolerable and
choose an ac coupling capacitor based on that amount of droop.
The amount of PDJ can then be approximated based on the
capacitor selection. The actual capacitor value selection may
require some trade-offs between droop and PDJ.
Example: Assuming that 2% droop can be tolerated, then the
maximum differential droop is 4%. Normalizing to V
pp
:
Droop
= V = 0.04 V = 0.5 V
pp
(1 e
–t/τ
) ; therefore, τ = 12
t
where:
τ is the RC time constant (C is the ac coupling capacitor, R =
100 seen by C).
t
is the total discharge time, which is equal to
n
Τ
.
n
is the number of CIDs.
T
is the bit period.
The capacitor value can then be calculated by combining the
equations for τ and t:
R
nT
C
/
12
=
Once the capacitor value is selected, the PDJ can be
approximated as
(
1
5
r
pspp
e
t
PDJ
(
)
)
6
/
nT/RC
=
where:
PDJ
pspp
is the amount of pattern-dependent jitter allowed;
< 0.01 UI p-p typical.
t
r
is the rise time, which is equal to 0.22/
BW
,
where
BW
~ 0.7 (bit rate).
Note that this expression for
t
r
is accurate only for the inputs.
The output rise time for the ADN2812 is ~100 ps regardless of
data rate.
相關PDF資料 |
PDF描述 |
|---|---|
| ADN2812ACP | Continuous Rate 12.3 Mb/s to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp |
| ADN2812ACP-RL | Continuous Rate 12.3 Mb/s to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp |
| ADN2812ACP-RL7 | Continuous Rate 12.3 Mb/s to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp |
| ADN2819 | Multirate to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp |
| ADN2819ACP-CML | Multirate to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ADN2812ACP | 制造商:Analog Devices 功能描述:IC CLOCK/DATA RECOVERY |
| ADN2812ACP-RL | 制造商:Analog Devices 功能描述:Clock and Data Recovery 32-Pin LFCSP EP T/R |
| ADN2812ACP-RL7 | 制造商:Analog Devices 功能描述:Clock and Data Recovery 32-Pin LFCSP EP T/R |
| ADN2812ACPZ | 功能描述:IC CLOCK/DATA RECOVERY 32LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標準包裝:1 系列:- 類型:時鐘/頻率發生器，多路復用器 PLL:是 主要目的:存儲器，RDRAM 輸入:晶體 輸出:LVCMOS 電路數:1 比率 - 輸入:輸出:1:2 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:16-TSSOP 包裝:Digi-Reel® 其它名稱:296-6719-6 |
| ADN2812ACPZ-RL | 功能描述:IC CLOCK/DATA RECOVERY 32LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標準包裝:28 系列:- 類型:時鐘/頻率發生器 PLL:是 主要目的:Intel CPU 服務器 輸入:時鐘 輸出:LVCMOS 電路數:1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應商設備封裝:64-TSSOP 包裝:管件 |
發布緊急采購，3分鐘左右您將得到回復。