- 您現在的位置：買賣IC網 > PDF目錄374017 > ADN2890ACP-RL7 (ANALOG DEVICES INC) 3.3 V 2.7 Gb/s Limiting Amplifier PDF資料下載
參數資料
| 型號： | ADN2890ACP-RL7 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 通信及網絡 |
| 英文描述： | 3.3 V 2.7 Gb/s Limiting Amplifier |
| 中文描述： | SPECIALTY TELECOM CIRCUIT, QCC16 |
| 封裝： | 3 X 3 MM, MO-220-VEED-2, LFCSP-16 |
| 文件頁數： | 10/12頁 |
| 文件大小： | 263K |
| 代理商： | ADN2890ACP-RL7 |
ADN2890
PCB Layout
Figure 9 shows a recommended PC board layout. Use of 50
transmission lines is required for all high frequency input and
output signals to minimize reflections: PIN, NIN, OUTP and
OUTN. It is also necessary for the PIN/NIN input traces to be
matched in length, and OUTP/OUTN output traces to be
matched in length to avoid skew between the differential traces.
C1, C2, C3, and C4 are ac-coupling capacitors in series with the
high speed I/O. It is recommended that components be used
such that the pad for the capacitor is the same width as the
transmission line in order to minimize the mismatch in the 50
transmission line at the capacitor’s pads. It is recommended
that the transmission lines not change layers through vias, if
possible. For supply decoupling, the 1 nF decoupling capacitor
should be placed on the same layer as the ADN2890 as close as
possible to the VCC pin. The 0.1 μF capacitor can be placed on
the bottom of the PCB directly underneath the 1 nF decoupling
capacitor. All high speed CML outputs are back-terminated on
Rev. 0 | Page 10 of 12
chip with 50 resistors connected between the output pin and
VCC. The high speed inputs, PIN and NIN, are internally
terminated with 50 to an internal reference voltage.
As with any high speed mixed-signal design, take care to keep
all high speed digital traces away from sensitive analog nodes.
Soldering Guidelines for Chip Scale Package
The lands on the 16 LFCSP are rectangular. The printed circuit
board pad for these should be 0.1 mm longer than the package
land length and 0.05 mm wider than the package land width.
The land should be centered on the pad. This ensures that the
solder joint size is maximized. The bottom of the chip scale
package has a central exposed pad. The pad on the printed
circuit board should be at least as large as this exposed pad. The
user must connect the exposed pad to VEE using filled vias so
that solder does not leak through the vias during reflow. This
ensures a solid connection from the exposed pad to VEE.
0
1
VIAS TO
GND
EXPOSED PAD
PIN
NIN
VIA TO C12, R2
ON BOTTOM
C11
VIA TO BOTTOM
DOUBLE-VIA TO GND
TO REDUCE INDUCTANCE
C3
C8
C4
C1
C6
C2
OUTP
DOUBLE-VIAS TO REDUCE
INDUCTANCE TO SUPPLY
AND GND
R1, C9, C10 ON BOTTOM
TO ROSA
PLACE C7 ON
BOTTOM OF BOARD
UNDERNEATH C8
OUTN
PLACE C5 ON
BOTTOM OF BOARD
UNDERNEATH C6
～
4mm
Figure 9. Recommended ADN2890 PCB Layout
相關PDF資料 |
PDF描述 |
|---|---|
| ADN8810 | 12-Bit High Output Current Source |
| ADN8810-EVAL | 12-Bit High Output Current Source |
| ADN8810ACP | 12-Bit High Output Current Source |
| ADN8810ACP-REEL7 | 12-Bit High Output Current Source |
| ADN8820 | EDFA and CW Laser Controller |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ADN2890ACPZ-RL | 功能描述:IC AMP LIM 16LFCSP RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標準包裝:50 系列:- 放大器類型:J-FET 電路數:2 輸出類型:- 轉換速率:13 V/µs 增益帶寬積:3MHz -3db帶寬:- 電流 - 輸入偏壓:65pA 電壓 - 輸入偏移:3000µV 電流 - 電源:1.4mA 電流 - 輸出 / 通道:- 電壓 - 電源，單路/雙路(±):7 V ~ 36 V，±3.5 V ~ 18 V 工作溫度:-40°C ~ 85°C 安裝類型:通孔 封裝/外殼:8-DIP（0.300"，7.62mm） 供應商設備封裝:8-PDIP 包裝:管件 |
| ADN2890ACPZ-RL7 | 功能描述:IC AMP LIM 16LFCSP RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標準包裝:50 系列:- 放大器類型:J-FET 電路數:2 輸出類型:- 轉換速率:13 V/µs 增益帶寬積:3MHz -3db帶寬:- 電流 - 輸入偏壓:65pA 電壓 - 輸入偏移:3000µV 電流 - 電源:1.4mA 電流 - 輸出 / 通道:- 電壓 - 電源，單路/雙路(±):7 V ~ 36 V，±3.5 V ~ 18 V 工作溫度:-40°C ~ 85°C 安裝類型:通孔 封裝/外殼:8-DIP（0.300"，7.62mm） 供應商設備封裝:8-PDIP 包裝:管件 |
| ADN2890XCP | 制造商:Analog Devices 功能描述:- Trays |
| ADN2891 | 制造商:AD 制造商全稱:Analog Devices 功能描述:3.3 V, 3.2 Gbps, Limiting Amplifier |
| ADN2891ACP | 制造商:AD 制造商全稱:Analog Devices 功能描述:3.3 V, 3.2 Gbps, Limiting Amplifier |
發布緊急采購，3分鐘左右您將得到回復。