- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374017 > ADN8830 (Analog Devices, Inc.) Thermoelectric Cooler Controller PDF資料下載
參數(shù)資料
| 型號(hào)： | ADN8830 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Thermoelectric Cooler Controller |
| 中文描述： | 熱電冷卻器控制器 |
| 文件頁(yè)數(shù)： | 18/24頁(yè) |
| 文件大小： | 416K |
| 代理商： | ADN8830 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)當(dāng)前第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)
REV. C
–18–
ADN8830
The voltmeter to the TEC or output load should include the series
ammeter since the power delivered to the ammeter is considered part
of the total output power. However, the voltmeter measuring the
voltage delivered to the ADN8830 circuit should not include the
series ammeter from the power supply. This prevents a false supply
voltage power measurement since we are interested only in the
supply voltage power delivered to the ADN8830 circuit. Figures 16
and 17 show some efficiency measurements using the typical appli-
cation circuit shown in Figure 1.
I
TEC
(mA)
100
80
0
0
2,000
500
E
1,000
1,500
60
40
20
V
SY
= 5V
V
SY
= 3V
Figure 16. Efficiency with f
CLK
= 1 MHz
I
TEC
(mA)
100
80
0
0
2,000
500
E
1,000
1,500
60
40
20
V
SY
= 5V
V
SY
= 3V
Figure 17. Efficiency with f
CLK
= 200 kHz
Note that higher efficiency can be achieved using a lower supply
voltage or a slower clock frequency. This is due to the fact that the
dominant source of power dissipation at high clock frequencies is the
gate charge loss on the PWM transistors.
Layout Considerations
The two key considerations for laying out the board for the
ADN8830 are to minimize both the series resistance in the output
and the potential noise pickup in the precision input section. The
best way to accomplish both of these objectives is to divide the
layout into two sections, one for the output components and the
other for the remainder of the circuit. These sections should have
independent power supply and ground current paths that are each
connected together at a single point near the power supply. This is
used to minimize power supply and ground voltage bounce on the
more sensitive input stages to the ADN8830 caused by the switch-
ing of the PWM output. Such a layout technique is referred to as a
“
star
”
ground and supply connection. Figure 18 shows a block dia-
gram of the concept.
V
DD
POWER SUPPLY
GND
TEC
OR
LOAD
OUTPUT
SECTION
NOISE
SENSITIVE
SECTION
PGND
PVDD
AGND
AVDD
Figure 18. Using Star Connections to Minimize
Noise Pickup from Switched Output
The low noise power and ground are referred to as AVDD and
AGND, with the output supply and ground paths labeled PVDD
and PGND. These pins are labeled on the ADN8830 and should
be connected appropriately. Both sets of external FETs should be
connected to PVDD and PGND. All output filtering and PVDD
supply bypass capacitors should be connected to PGND.
All remaining connections to ground and power supply should be
done through AVDD and AGND. A 4-layer board layout is rec-
ommended for best performance with split power and ground
planes between the top and bottom layers. This provides the
lowest impedance for both supply and ground points. Setting the
ADN8830 above the AGND plane will reduce the potential noise
injection into the device. Figure 19 shows the top layer of the
layout used for the ADN8830 evaluation boards, highlighting the
power and ground split planes.
Figure 19. Top Layer Reference Layout for ADN8830
Proper supply voltage bypassing should also be taken into consid-
eration to minimize the ripple voltage on the power supply. A
minimum bypass capacitance of 10
μ
F should be placed in close
proximity to each component connected to the power supply. This
includes Pins 8 and 20 on the ADN8830 and both external PMOS
transistors. An additional 0.1
μ
F capacitor should be placed in
parallel to each 10
μ
F capacitor to provide bypass for high fre-
quency noise. Using a large bulk capacitor, 100
μ
F or greater, in
parallel with a low ESR capacitor where AVDD and PVDD con-
nect will further improve voltage supply ripple. This is covered in
more detail in the Power Supply Ripple section.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADN8831 | Thermoelectric Cooler (TEC) Controller |
| ADP1073 | Circular Connector; MIL SPEC:MIL-DTL-38999 Series I; Body Material:Metal; Series:LJT; No. of Contacts:100; Connector Shell Size:23; Connecting Termination:Crimp; Circular Shell Style:Straight Plug; Body Style:Straight RoHS Compliant: No |
| ADP1073AN | Circular Connector; No. of Contacts:100; Series:LJT06R; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:23; Circular Contact Gender:Pin; Circular Shell Style:Straight Plug; Insert Arrangement:23-35 |
| ADP1073AN-12 | Circular Connector; MIL SPEC:MIL-DTL-38999 Series I; Body Material:Metal; Series:LJT; No. of Contacts:100; Connector Shell Size:23; Connecting Termination:Crimp; Circular Shell Style:Straight Plug; Body Style:Straight RoHS Compliant: No |
| ADP1073AN-33 | Circular Connector; No. of Contacts:100; Series:LJT06R; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:23; Circular Contact Gender:Socket; Circular Shell Style:Straight Plug; Insert Arrangement:23-35 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADN8830ACP | 制造商:Analog Devices 功能描述:Temp Sensor Digital 32-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:HIGH PRECISION/EFFICIENCY TEC CONTROLLER - Bulk |
| ADN8830ACP-REEL | 制造商:Analog Devices 功能描述:Temp Sensor Digital 32-Pin LFCSP EP T/R |
| ADN8830ACP-REEL7 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| ADN8830ACP-WP | 制造商:Analog Devices 功能描述:HIGH PRECISION/EFFICIENCY TEC CONTROLLER - Trays |
| ADN8830ACPZ | 功能描述:IC CTRLR THERMO COOLER 32-LFCSP RoHS:是 類別:集成電路 (IC) >> PMIC - 電源管理 - 專用 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 應(yīng)用:熱電冷卻器 電流 - 電源:- 電源電壓:3 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.173"，4.40mm 寬）裸露焊盤 供應(yīng)商設(shè)備封裝:28-TSSOP 裸露焊盤 包裝:管件 產(chǎn)品目錄頁(yè)面:1410 (CN2011-ZH PDF) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。