- 您現在的位置：買賣IC網 > PDF目錄374032 > ADSP-21065 (Analog Devices, Inc.) Cap-Free, NMOS, 150mA Low Dropout Regulator with Reverse Current Protection PDF資料下載
參數資料
| 型號： | ADSP-21065 |
| 廠商： | Analog Devices, Inc. |
| 元件分類： | 基準電壓源/電流源 |
| 英文描述： | Cap-Free, NMOS, 150mA Low Dropout Regulator with Reverse Current Protection |
| 中文描述： | 無電容，NMOS管，150mA的低壓差穩壓器的反向電流保護 |
| 文件頁數： | 9/44頁 |
| 文件大小： | 331K |
| 代理商： | ADSP-21065 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
REV. B
ADSP-21065L
–9–
Pin
Type
Function
BMS
I/O/T*
Boot Memory Select.
Output: used as chip select for boot EPROM devices (when BSEL = 1).
In a multiprocessor system,
BMS
is output by the bus master. Input: When low, indicates that
no booting will occur and that the ADSP-21065L will begin executing instructions from exter-
nal memory. See following table. This input is a system configuration selection which should be
hard-wired.
*Three-statable only in EPROM boot mode (when
BMS
is an output).
BSEL
1
0
0
BMS
Output
1 (Input)
0 (Input)
Booting Mode
EPROM (connect
BMS
to EPROM chip select).
Host processor (HBW [SYSCON] bit selects host bus width).
No booting. Processor executes from external memory.
CLKIN
I
Clock In.
Used in conjunction with XTAL, configures the ADSP-21065L to use either its
internal clock generator or an external clock source. The external crystal should be rated at 1x
frequency.
Connecting the necessary components to CLKIN and XTAL enables the internal clock genera-
tor. The ADSP-21065L’s internal clock generator multiplies the 1x clock to generate 2x clock
for its core and SDRAM. It drives 2x clock out on the SDCLKx pins for the SDRAM interface
to use. See also SDCLKx.
Connecting the 1x external clock to CLKIN while leaving XTAL unconnected configures the
ADSP-21065L to use the external clock source. The instruction cycle rate is equal to 2x CLKIN.
CLKIN may not be halted, changed, or operated below the specified frequency.
Processor Reset.
Resets the ADSP-21065L to a known state and begins execution at the
program memory location specified by the hardware reset vector address. This input must be
asserted at power-up.
Test Clock (JTAG).
Provides an asynchronous clock for JTAG boundary scan.
Test Mode Select (JTAG).
Used to control the test state machine. TMS has a 20 k
internal
pull-up resistor.
Test Data Input (JTAG).
Provides serial data for the boundary scan logic. TDI has a 20 k
internal pull-up resistor.
Test Data Output (JTAG).
Serial scan output of the boundary scan path.
Test Reset (JTAG).
Resets the test state machine.
TRST
must be asserted (pulsed low) after
power-up or held low for proper operation of the ADSP-21065L.
TRST
has a 20 k
internal
pull-up resistor.
Emulation Status.
Must be connected to the ADSP-21065L EZ-ICE target board connector
only.
Bus Master Output.
In a multiprocessor system, indicates whether the ADSP-21065L is cur-
rent bus master of the shared external bus. The ADSP-21065L drives BMSTR high only while
it is the bus master. In a single-processor system (ID = 00), the processor drives this pin high.
SDRAM Column Access Strobe.
Provides the column address. In conjunction with
RAS
,
MS
x,
SDWE
, SDCLKx, and sometimes SDA10, defines the operation for the SDRAM to per-
form.
SDRAM Row Access Strobe.
Provides the row address. In conjunction with
CAS
,
MS
x,
SDWE
, SDCLKx, and sometimes SDA10, defines the operation for the SDRAM to perform.
SDRAM Write Enable.
In conjunction with
CAS
,
RAS
,
MS
x, SDCLKx, and sometimes
SDA10, defines the operation for the SDRAM to perform.
SDRAM Data Mask.
In write mode, DQM has a latency of zero and is used to block write
operations.
SDRAM 2x Clock Output.
In systems with multiple SDRAM devices connected in parallel,
supports the corresponding increased clock load requirements, eliminating need of off-chip
clock buffers. Either SDCLK
1
or both SDCLKx pins can be three-stated.
SDRAM Clock Enable.
Enables and disables the CLK signal. For details, see the data sheet
supplied with your SDRAM device.
RESET
I/A
TCK
TMS
I
I/S
TDI
I/S
TDO
TRST
O
I/A
EMU
(O/D)
O
BMSTR
O
CAS
I/O/T
RAS
I/O/T
SDWE
I/O/T
DQM
O/T
SDCLK
1-0
I/O/S/T
SDCKE
I/O/T
相關PDF資料 |
PDF描述 |
|---|---|
| ADSP-21065L | Cap-Free, NMOS, 150mA Low Dropout Regulator with Reverse Current Protection |
| ADSP-21065LKCA-240 | DSP Microcomputer |
| ADSP-21065LKCA-264 | DSP Microcomputer |
| ADSP-2109KP-80 | Low Cost DSP Microcomputers |
| ADSP-2109LKP-55 | Low Cost DSP Microcomputers |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ADSP-21065L | 制造商:AD 制造商全稱:Analog Devices 功能描述:DSP Microcomputer |
| ADSP-21065LCCA-240 | 功能描述:IC DSP CTLR 32BIT 196CSPBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP（數字式信號處理器） 系列:SHARC® 標準包裝:2 系列:StarCore 類型:SC140 內核 接口:DSI，以太網，RS-232 時鐘速率:400MHz 非易失內存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，FCBGA 供應商設備封裝:431-FCPBGA（20x20） 包裝:托盤 |
| ADSP-21065LCCAZ240 | 功能描述:IC DSP CTLR 32BIT 196CSPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數字式信號處理器） 系列:SHARC® 標準包裝:2 系列:StarCore 類型:SC140 內核 接口:DSI，以太網，RS-232 時鐘速率:400MHz 非易失內存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，FCBGA 供應商設備封裝:431-FCPBGA（20x20） 包裝:托盤 |
| ADSP-21065LCS-240 | 制造商:Analog Devices 功能描述:DSP Floating-Point 32-Bit 60MHz 60MIPS 208-Pin MQFP 制造商:Analog Devices 功能描述:IC MICROCOMPUTER 32-BIT |
| ADSP-21065LCSZ-240 | 功能描述:IC DSP CONTROLLER 32BIT 208-MQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數字式信號處理器） 系列:SHARC® 標準包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點 接口:I²C，McASP，McBSP 時鐘速率:400MHz 非易失內存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA，FCBGA 供應商設備封裝:548-FCBGA（27x27） 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA |
發布緊急采購，3分鐘左右您將得到回復。