- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374032 > ADSP-2109 (Analog Devices, Inc.) Cap-Free, NMOS, 150mA Low Dropout Regulator with Reverse Current Protection PDF資料下載
參數(shù)資料
| 型號： | ADSP-2109 |
| 廠商： | Analog Devices, Inc. |
| 元件分類： | 基準電壓源/電流源 |
| 英文描述： | Cap-Free, NMOS, 150mA Low Dropout Regulator with Reverse Current Protection |
| 中文描述： | 無電容，NMOS管，150mA的低壓差穩(wěn)壓器的反向電流保護 |
| 文件頁數(shù)： | 18/36頁 |
| 文件大小： | 333K |
| 代理商： | ADSP-2109 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
ADSP-2104/ADSP-2109
–18–
REV. 0
SPECIFICATIONS (ADSP-2104L/ADSP-2109L)
POWE R DISSIPAT ION E X AMPLE
T o determine total power dissipation in a specific application,
the following equation should be applied for each output:
C
×
V
DD
2
×
f
C
= load capacitance,
f
= output switching frequency.
CAPACIT IVE LOADING
Figures 14 and 15 show capacitive loading characteristics.
E xample:
In an ADSP-2104L application where external data memory is
used and no other outputs are active, power dissipation is
calculated as follows:
Assumptions:
External data memory is accessed every cycle with 50% of the
address pins switching.
External data memory writes occur every other cycle with
50% of the data pins switching.
Each address and data pin has a 10 pF total load at the pin.
T he application operates at V
DD
= 3.3 V and t
CK
= 100 ns.
Total Power Dissipation
=
P
INT
+
(C
×
V
DD2
×
f )
P
INT
= internal power dissipation (from Figure 13).
(
C
×
V
DD2
×
f
) is calculated for each output:
# of
Pins
×
C
Output
3
V
DD2
3
f
Address,
DMS
8
Data,
WR
RD
CLK OUT
×
10 pF
×
3.3
2
V
×
10 MHz = 8.71 mW
×
10 pF
×
3.3
2
V
×
5 MHz
×
10 pF
×
3.3
2
V
×
5 MHz
×
10 pF
×
3.3
2
V
×
10 MHz = 1.09 mW
9
1
1
= 4.90 mW
= 0.55 mW
15.25 mW
T otal power dissipation for this example = P
INT
+ 15.25 mW.
E NVIRONME NT AL CONDIT IONS
Ambient T emperature Rating:
T
AMB
= T
CASE
– (PD
×
θ
C A
)
T
CASE
= Case T emperature in
°
C
PD = Power Dissipation in W
θ
C A
= T hermal Resistance (Case-to-Ambient)
θ
JA
= T hermal Resistance (Junction-to-Ambient)
θ
JC
= T hermal Resistance (Junction-to-Case)
Package
u
JA
u
JC
u
CA
PLCC
27
°
C/W
16
°
C/W
11
°
C/W
Figure 14. Typical Output Rise Time vs. Load Capacitance, C
L
(at Maximum Ambient Operating Temperature)
Figure 15. Typical Output Valid Delay or Hold vs. Load
Capacitance, C
L
(at Maximum Ambient Operating Temperature)
25
150
125
100
75
C
L
– pF
50
R
30
10
5
15
20
25
V
DD
= 3.0V
V
–2
+4
+2
+6
NOMINAL
25
150
125
100
75
C
L
– pF
50
+8
V
DD
= 3.0V
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADSP2104 | Low Cost DSP Microcomputers |
| ADSP-2104KP-80 | Low Cost DSP Microcomputers |
| ADSP-2104LKP-55 | Low Cost DSP Microcomputers |
| ADSP-21160M | DSP Microcomputer |
| ADSP-21160MKB-80 | DSP Microcomputer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADSP-2109KP-80 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Cost DSP Microcomputers |
| ADSP-2109LKP-55 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Cost DSP Microcomputers |
| ADSP-2111 | 制造商:AD 制造商全稱:Analog Devices 功能描述:ADSP-2100 Family DSP Microcomputers |
| ADSP-2111BG-52 | 制造商:AD 制造商全稱:Analog Devices 功能描述:ADSP-2100 Family DSP Microcomputers |
| ADSP-2111BG-66 | 制造商:AD 制造商全稱:Analog Devices 功能描述:ADSP-2100 Family DSP Microcomputers |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。