欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào): ADSP-21266SKSTZ-1C
廠商: ANALOG DEVICES INC
元件分類(lèi): 數(shù)字信號(hào)處理
英文描述: SHARC Embedded Processor
中文描述: 16-BIT, 50 MHz, OTHER DSP, PQFP144
封裝: ROHS COMPLIANT, MS-026BFB, LQFP-144
文件頁(yè)數(shù): 29/44頁(yè)
文件大?。?/td> 426K
代理商: ADSP-21266SKSTZ-1C
ADSP-21266
Rev. B
|
Page 29 of 44
|
May 2005
Serial Ports
To determine whether communication is possible between two
devices at clock speed n, the specifications in
Table 24
,
Table 25
,
Table 26
,
Table 27
,
Figure 21
, and
Figure 22
must be confirmed:
1) frame sync delay and frame sync setup and hold; 2) data delay
and data setup and hold; and 3) SCLK width.
Serial port signals (SCLK, FS, DxA,/DxB) are routed to the
DAI_P20
1 pins using the SRU. Therefore, the timing specifi-
cations provided below are valid at the DAI_P20
1 pins.
Table 24. Serial Ports—External Clock
Parameter
Timing Requirements
t
SFSE
Min
Max
Unit
FS Setup Before SCLK
(Externally Generated FS in Either Transmit or Receive Mode)
1
FS Hold After SCLK
(Externally Generated FS in Either Transmit or Receive Mode)
1
Receive Data Setup Before Receive SCLK
1
Receive Data Hold After SCLK
1
SCLK Width
SCLK Period
2.5
ns
t
HFSE
2.5
2.5
2.5
7
20
ns
ns
ns
ns
ns
t
SDRE
t
HDRE
t
SCLKW
t
SCLK
Switching Characteristics
t
DFSE
FS Delay After SCLK
(Internally Generated FS in Either Transmit or Receive Mode)
2
FS Hold After SCLK
(Internally Generated FS in Either Transmit or Receive Mode)
2
Transmit Data Delay After Transmit SCLK
2
Transmit Data Hold After Transmit SCLK
2
7
ns
t
HOFSE
2
ns
ns
ns
t
DDTE
t
HDTE
7
2
1
Referenced to sample edge.
2
Referenced to drive edge.
Table 25. Serial Ports—Internal Clock
Parameter
Timing Requirements
t
SFSI
Min
Max
Unit
FS Setup Before SCLK
(Externally Generated FS in Either Transmit or Receive Mode)
1
FS Hold After SCLK
(Externally Generated FS in Either Transmit or Receive Mode)
1
Receive Data Setup Before SCLK
1
Receive Data Hold After SCLK
1
6
ns
t
HFSI
1.5
6
1.5
ns
ns
ns
t
SDRI
t
HDRI
Switching Characteristics
t
DFSI
t
HOFSI
t
DFSI
t
HOFSI
t
DDTI
t
HDTI
t
SCLKIW
FS Delay After SCLK (Internally Generated FS in Transmit Mode)
2
FS Hold After SCLK (Internally Generated FS in Transmit Mode)
2
FS Delay After SCLK (Internally Generated FS in Receive Mode)
2
FS Hold After SCLK (Internally Generated FS in Receive Mode)
2
Transmit Data Delay After SCLK
2
Transmit Data Hold After SCLK
2
Transmit or Receive SCLK Width
3
ns
ns
ns
ns
ns
ns
ns
–1.0
3
–1.0
3
–1.0
0.5t
SCLK
– 2
0.5t
SCLK
+ 2
1
Referenced to the sample edge.
2
Referenced to drive edge.
相關(guān)PDF資料
PDF描述
ADSP-21266SKSTZ-2B SHARC Embedded Processor
ADSP-21266SKSTZ-2C SHARC Embedded Processor
ADSP-21266SKSTZ-2D SHARC Embedded Processor
ADSP-21363 SHARC Processor
ADSP-21363SBBC-ENG SHARC Processor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-21266SKSTZ-1D 功能描述:IC DSP 32BIT 150MHZ 144-LQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號(hào)處理器) 系列:SHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類(lèi)型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類(lèi)型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤(pán)
ADSP-21266SKSTZ-2B 制造商:Analog Devices 功能描述:DSP Floating-Point 32-Bit 200MHz 200MIPS 144-Pin LQFP
ADSP21266SKSTZ2C 制造商:Analog Devices 功能描述:
ADSP-21266SKSTZ-2C 制造商:Analog Devices 功能描述: 制造商:Analog Devices 功能描述:DSP FLOATING PT 32BIT 200MHZ 200MIPS 144LQFP - Trays
ADSP-21266SKSTZ-2D 功能描述:IC DSP 32BIT 150MHZ 144-LQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號(hào)處理器) 系列:SHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類(lèi)型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類(lèi)型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤(pán)
主站蜘蛛池模板: 东山县| 泰州市| 海南省| 北流市| 岐山县| 德格县| 平谷区| 渝北区| 宜宾市| 五大连池市| 阜新市| 定州市| 宁都县| 全南县| 白朗县| 九寨沟县| 江永县| 红河县| 罗源县| 稷山县| 大新县| 大厂| 三门县| 贵阳市| 西安市| 苏尼特右旗| 荆州市| 丰顺县| 凭祥市| 德钦县| 台东县| 南康市| 炉霍县| 渝中区| 眉山市| 厦门市| 教育| 加查县| 安多县| 芜湖市| 西和县|