欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: ADSP-2171
廠商: Analog Devices, Inc.
英文描述: DSP Microcomputer(DSP 微計算機)
中文描述: 微機的DSP(數字信號處理器微計算機)
文件頁數: 4/52頁
文件大小: 685K
代理商: ADSP-2171
REV. A
–4–
ADSP-2171/ADSP-2172/ADSP-2173
Pin Description
T he ADSP-217x is available in 128-lead T QFP and 128-lead
PQFP packages. T able I contains the pin descriptions.
T able I. ADSP-217x Pin List
Pin
Group
Name
#
of
Pins Output Function
Input/
Address
14
O
Address output for program,
dataand boot memory spaces
Data I/O pins for program
and data memories. Input
only for boot memory space,
with two MSBs used as boot
space addresses.
Processor reset input
External interrupt request #2
External bus request input
External bus grant output
External bus grant hang output
External program memory select
External data memory select
Boot memory select
External memory read enable
External memory write enable
Memory map select
Data
24
I/O
RESET
IRQ2
BR
BG
BGH
PMS
DMS
BMS
RD
WR
MMAP
CLK IN,
X T AL
1
1
1
1
1
1
1
1
1
1
1
I
I
I
O
O
O
O
O
O
O
I
2
I
External clock or quartz crystal
input
Processor clock output
HIP select input
HIP acknowledge output
8/16 bit host select input
0 = 16-bit; 1 = 8-bit
Boot mode select input
0 = EPROM/data bus; 1 = HIP
Bus strobe select input
0 = RD, WR; 1 = RW, DS
HIP address/data mode select
input 0 = separate; 1 =
multiplexed
HIP read strobe/read/write
select input
HIP write strobe/host data
strobe select input
CLK OUT
HSEL
HACK
HSIZE
1
1
1
1
O
I
O
BMODE
1
I
HMD0
1
I
HMD1
1
I
HRD
/HRW
1
I
HWR
/
HDS
1
I
HD15–0/
HAD15-0
HA2/ALE
16
1
I/O
I
HIP data/data and address
Host address 2/Address latch
enable input
HA1–0/
Unused
SPORT 0
2
5
I
I/O
Host addresses 1 and 0 inputs
Serial port 0 I/O pins (T FS0,
RFS0, DT 0, DR0, SCLK 0)
SPORT 1
or
IRQ1
(T FS1) 1
IRQ0
(RFS1) 1
SCLK 1
FO (DT 1)
FI (DR1)
FL2–0
5
I/O
Serial port 1 I/O pins
I
I
O
O
I
O
External interrupt request #1
External interrupt request #0
Programmable clock output
Flag Output pin
Flag Input pin
General purpose flag output
pins
Power supply pins
Ground pins
Powerdown pin
Powerdown acknowledge pin
1
1
1
3
V
DD
GND
PWD
PWDACK
6
11
1
1
I
O
Host Interface Port
T he ADSP-217x host interface port is a parallel I/O port that al-
lows for an easy connection to a host processor. T hrough the
HIP, the ADSP-217x can be used as a memory-mapped periph-
eral to a host computer. T he HIP can be thought of as an area
of dual-ported memory, or mailbox registers, that allow commu-
nication between the computational core of the ADSP-217x and
the host computer.
T he HIP is completely asynchronous. T he host processor can
write data into the HIP while the ADSP-217x is operating at full
speed.
T he HIP can be configured with the following pins:
HSIZE configures HIP for 8-bit or 16-bit communication with
the host processor.
BMODE (when MMAP = 0) determines whether the ADSP-
217x boots from the host processor (through the HIP) or ex-
ternal EPROM (through the data bus).
HMD0 configures the bus strobes as separate read and write
strobes, or a single read/write select and a host data strobe.
HMD1 selects separate address (3-bit) and data (16-bit)
buses, or a multiplexed, 16-bit address/data bus with address
latch enable.
T ying these pins to appropriate values configures the ADSP-
217x for straight-wire interface to a variety of industry-standard
microprocessors and microcomputers.
In 8-bit reads, the ADSP-217x three-states the upper eight bits
of the bus. When the host processor writes an 8-bit value to the
HIP, the upper eight bits are all zeros. For additional informa-
tion refer to the
ADSP-2100 Family User’s Manual
.
HIP Operation
T he HIP contains six data registers (HDR5–0) and two status
registers (HSR7–6) with an associated HMASK register for
masking interrupts from individual HIP data registers. All HIP
data registers are memory-mapped into the internal data
memory of the ADSP-217x. HIP transfers can be managed us-
ing either interrupts or a polling scheme. T hese registers are
shown in the section “ADSP-217x Registers.”
T he HIP allows a software reset to be performed by the host
processor. T he internal software reset signal is asserted for five
ADSP-217x processor cycles.
相關PDF資料
PDF描述
ADSP-2172 DSP Microcomputer(DSP 微計算機)
ADSP-2173 DSP Microcomputer(DSP 微計算機)
ADSP-2181BS-115 DSP Microcomputer
ADSP-2181BS-133 DSP Microcomputer
ADSP-2181KS-115 DSP Microcomputer
相關代理商/技術參數
參數描述
ADSP-2171BS-104 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 26MHz 26MIPS 128-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:- Bulk
ADSP-2171BS-133 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 33.33MHz 33MIPS 128-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:16 BIT FXD PT PROC 33MIPS - Bulk 制造商:Analog Devices 功能描述:IC MICROCOMPUTER 16-BIT
ADSP-2171BST-104 制造商:Rochester Electronics LLC 功能描述:- Bulk
ADSP-2171BST-133 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 33.33MHz 33MIPS 128-Pin TQFP 制造商:Rochester Electronics LLC 功能描述:16BIT FXD PT PROC 33 MIPS - Bulk 制造商:Analog Devices 功能描述:IC MICROCOMPUTER 16-BIT
ADSP-2171BSTZ-133 功能描述:IC DSP CONTROLLER 16BIT 128TQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數字式信號處理器) 系列:ADSP-21xx 標準包裝:2 系列:StarCore 類型:SC140 內核 接口:DSI,以太網,RS-232 時鐘速率:400MHz 非易失內存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,FCBGA 供應商設備封裝:431-FCPBGA(20x20) 包裝:托盤
主站蜘蛛池模板: 江城| 疏附县| 临泉县| 富蕴县| 马鞍山市| 仪陇县| 乳源| 铜陵市| 杨浦区| 城步| 梅州市| 鄂尔多斯市| 荥经县| 阿荣旗| 鲁甸县| 原平市| 汉寿县| 三都| 苏尼特右旗| 都安| 综艺| 崇礼县| 邳州市| 砀山县| 安溪县| 东山县| 当阳市| 紫金县| 巴南区| 五指山市| 汶川县| 田阳县| 商城县| 桐乡市| 忻州市| 南澳县| 霍林郭勒市| 郁南县| 涿鹿县| 当涂县| 金川县|