- 您現在的位置：買賣IC網 > PDF目錄374035 > ADSP-2181KST-160 (ANALOG DEVICES INC) DSP Microcomputer PDF資料下載
參數資料
| 型號： | ADSP-2181KST-160 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 數字信號處理 |
| 英文描述： | DSP Microcomputer |
| 中文描述： | 24-BIT, 20 MHz, OTHER DSP, PQFP128 |
| 封裝： | METRIC, PLASTIC, TQFP-128 |
| 文件頁數： | 9/32頁 |
| 文件大小： | 290K |
| 代理商： | ADSP-2181KST-160 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
ADSP-2181
–9–
REV. D
T able VI. Boot Summary T able
MMAP
BMODE
Booting Method
0
0
BDMA feature is used in default mode
to load the first 32 program memory
words from the byte memory space.
Program execution is held off until all
32 words have been loaded.
0
1
IDMA feature is used to load any inter-
nal memory as desired. Program execu-
tion is held off until internal program
memory location 0 is written to.
1
X
Bootstrap features disabled. Program
execution immediately starts from
location 0.
BDMA Booting
When the BMODE and MMAP pins specify BDMA booting
(MMAP = 0, BMODE = 0), the ADSP-2181 initiates a BDMA
boot sequence when reset is released. T he BDMA interface is
set up during reset to the following defaults when BDMA boot-
ing is specified: the BDIR, BMPAGE, BIAD and BEAD regis-
ters are set to 0, the BT YPE register is set to 0 to specify
program memory 24 bit words, and the BWCOUNT register is
set to 32. T his causes 32 words of on-chip program memory to
be loaded from byte memory. T hese 32 words are used to set up
the BDMA to load in the remaining program code. T he BCR
bit is also set to 1, which causes program execution to be held
off until all 32 words are loaded into on-chip program memory.
Execution then begins at address 0.
T he ADSP-2100 Family Development Software (Revision 5.02
and later) fully supports the BDMA booting feature and can
generate byte memory space compatible boot code.
T he IDLE instruction can also be used to allow the processor to
hold off execution while booting continues through the BDMA
interface.
IDMA Booting
T he ADSP-2181 can also boot programs through its Internal
DMA port. If BMODE = 1 and MMAP = 0, the ADSP-2181
boots from the IDMA port. IDMA feature can load as much on-
chip memory as desired. Program execution is held off until on-
chip program memory location 0 is written to.
T he ADSP-2100 Family Development Software (Revision 5.02
and later) can generate IDMA compatible boot code.
Bus Request and Bus Grant
T he ADSP-2181 can relinquish control of the data and address
buses to an external device. When the external device requires
access to memory, it asserts the bus request (
BR
) signal. If the
ADSP-2181 is not performing an external memory access, then
it responds to the active
BR
input in the following processor
cycle by:
three-stating the data and address buses and the
PMS
,
DMS
,
BMS
,
CMS
,
IOMS
,
RD
,
WR
output drivers,
asserting the bus grant (
BG
) signal, and
halting program execution.
When the BWCOUNT register is written with a nonzero value,
the BDMA circuit starts executing byte memory accesses with
wait states set by BMWAIT . T hese accesses continue until the
count reaches zero. When enough accesses have occurred to
create a destination word, it is transferred to or from on-chip
memory. T he transfer takes one DSP cycle. DSP accesses to
external memory have priority over BDMA byte memory ac-
cesses.
T he BDMA Context Reset bit (BCR) controls whether the
processor is held off while the BDMA accesses are occurring.
Setting the BCR bit to 0 allows the processor to continue opera-
tions. Setting the BCR bit to 1 causes the processor to stop
execution while the BDMA accesses are occurring, to clear the
context of the processor and start execution at address 0 when
the BDMA accesses have completed.
Internal Memory DMA Port (IDMA Port)
T he IDMA Port provides an efficient means of communication
between a host system and the ADSP-2181. T he port is used to
access the on-chip program memory and data memory of the
DSP with only one DSP cycle per word overhead. T he IDMA
port cannot, however, be used to write to the DSP’s memory-
mapped control registers.
T he IDMA port has a 16-bit multiplexed address and data bus
and supports 24-bit program memory. T he IDMA port is
completely asynchronous and can be written to while the
ADSP-2181 is operating at full speed.
T he DSP memory address is latched and then automatically
incremented after each IDMA transaction. An external device
can therefore access a block of sequentially addressed memory
by specifying only the starting address of the block. T his in-
creases throughput as the address does not have to be sent for
each memory access.
IDMA Port access occurs in two phases. T he first is the IDMA
Address Latch cycle. When the acknowledge is asserted, a 14-
bit address and 1-bit destination type can be driven onto the bus
by an external device. T he address specifies an on-chip memory
location; the destination type specifies whether it is a DM or
PM access. T he falling edge of the address latch signal latches
this value into the IDMAA register.
Once the address is stored, data can either be read from or
written to the ADSP-2181’s on-chip memory. Asserting the
select line (
IS
) and the appropriate read or write line (
IRD
and
IWR
respectively) signals the ADSP-2181 that a particular
transaction is required. In either case, there is a one-processor-
cycle delay for synchronization. T he memory access consumes
one additional processor cycle.
Once an access has occurred, the latched address is automati-
cally incremented and another access can occur.
T hrough the IDMAA register, the DSP can also specify the
starting address and data format for DMA operation.
Bootstrap Loading (Booting)
T he ADSP-2181 has two mechanisms to allow automatic load-
ing of the on-chip program memory after reset. T he method for
booting after reset is controlled by the MMAP and BMODE
pins as shown in T able VI.
相關PDF資料 |
PDF描述 |
|---|---|
| ADSP-2181 | ADSP-2100 Family DSP Microcomputers |
| ADSP-2181BST-115 | DSP Microcomputer |
| ADSP-2181BST-133 | DSP Microcomputer |
| ADSP2181 | DSP Microcomputer |
| ADSP-2183KST-115 | DSP Microcomputer |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ADSP-2181KST-160R | 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 40MHz 40MIPS 128-Pin LQFP T/R |
| ADSP-2181KSTZ-115 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| ADSP-2181KSTZ-133 | 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 33.3MHz 33.3MIPS 128-Pin LQFP 制造商:Analog Devices 功能描述:MICROCOMPUTER 16BIT 33MIPS SMD |
| ADSP-2181KSTZ-160 | 功能描述:IC DSP CONTROLLER 16BIT 128TQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數字式信號處理器） 系列:ADSP-21xx 標準包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點 接口:I²C，McASP，McBSP 時鐘速率:400MHz 非易失內存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA，FCBGA 供應商設備封裝:548-FCBGA（27x27） 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA |
| ADSP-2181KSZ-133 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:MICROCOMPUTER 16BIT 33MIPS SMD |
發布緊急采購，3分鐘左右您將得到回復。