欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: ADSP-BF531SBST400
廠商: ANALOG DEVICES INC
元件分類: 數字信號處理
英文描述: Circular Connector Series:97
中文描述: 16-BIT, 40 MHz, OTHER DSP, PQFP176
封裝: 24 X 24 MM, LQFP-176
文件頁數: 12/56頁
文件大小: 671K
代理商: ADSP-BF531SBST400
Rev. 0
|
Page 12 of 56
|
March 2004
ADSP-BF531/ADSP-BF532/ADSP-BF533
as the RTC, may still be running but will not be able to access
internal resources or external memory. This powered-down
mode can only be exited by assertion of the reset interrupt
(RESET) or by an asynchronous interrupt generated by the
RTC. When in Deep Sleep mode, an RTC asynchronous inter-
rupt causes the processor to transition to the Active mode.
Assertion of RESET while in Deep Sleep mode causes the pro-
cessor to transition to the Full-On mode.
Power Savings
As shown in
Table 5
, the ADSP-BF531/2/3 processor supports
three different power domains. The use of multiple power
domains maximizes flexibility, while maintaining compliance
with industry standards and conventions. By isolating the inter-
nal logic of the ADSP-BF531/2/3 processor into its own power
domain, separate from the RTC and other I/O, the processor
can take advantage of Dynamic Power Management, without
affecting the RTC or other I/O devices. There are no sequencing
requirements for the various power domains.
The power dissipated by a processor is largely a function of the
clock frequency of the processor and the square of the operating
voltage. For example, reducing the clock frequency by 25%
results in a 25% reduction in dynamic power dissipation, while
reducing the voltage by 25% reduces dynamic power dissipation
by more than 40%. Further, these power savings are additive, in
that if the clock frequency and supply voltage are both reduced,
the power savings can be dramatic.
The Dynamic Power Management feature of the ADSP-
BF531/2/3 processor allows both the processor’s input voltage
(V
DDINT
) and clock frequency (f
CCLK
) to be dynamically
controlled.
The savings in power dissipation can be modeled using the
Power Savings Factor and % Power Savings calculations.
The Power Savings Factor is calculated as:
where the variables in the equations are:
f
CCLKNOM
is the nominal core clock frequency
f
CCLKRED
is the reduced core clock frequency
V
DDINTNOM
is the nominal internal supply voltage
V
DDINTRED
is the reduced internal supply voltage
T
NOM
is the duration running at f
CCLKNOM
T
RED
is the duration running at f
CCLKRED
The percent power savings is calculated as:
VOLTAGE REGULATION
The Blackfin processor provides an on-chip voltage regulator
that can generate processor core voltage levels 0.85V(-5% /
+10%) to 1.2V(-5% / +10%) from an external 2.25 V to 3.6 V
supply.
Figure 7
shows the typical external components
required to complete the power management system.
*
The regu-
lator controls the internal logic voltage levels and is
programmable with the Voltage Regulator Control Register
(VR_CTL) in increments of 50 mV. To reduce standby power
consumption, the internal voltage regulator can be programmed
to remove power to the processor core while keeping I/O power
(V
DDEXT
) supplied. While in hibernation, V
DDEXT
can still be
applied, eliminating the need for external buffers. The voltage
regulator can be activated from this power-down state either
through an RTC wakeup or by asserting RESET, which will then
initiate a boot sequence. The regulator can also be disabled and
bypassed at the user’s discretion.
CLOCK SIGNALS
The ADSP-BF531/2/3 processor can be clocked by an external
crystal, a sine wave input, or a buffered, shaped clock derived
from an external clock oscillator.
If an external clock is used, it should be a TTL compatible signal
and must not be halted, changed, or operated below the speci-
fied frequency during normal operation. This signal is
connected to the processor’s CLKIN pin. When an external
clock is used, the XTAL pin must be left unconnected.
Table 5. Power Domains
Power Domain
All internal logic, except RTC
RTC internal logic and crystal I/O
All other I/O
VDD Range
V
DDINT
V
DDRTC
V
DDEXT
Power Savings Factor
f
CCLKNOM
---------------------
V
DDINTNOM
--------------------------
2
×
T
NOM
------------
×
=
*
See EE-228: Switching Regulator Design Considerations for ADSP-BF533
Blackfin Processors.
Figure 7. Voltage Regulator Circuit
% Power Savings
1
Power Savings Factor
(
)
100%
×
=
V
DDEXT
V
DDINT
VR
OUT
1-0
EXTERNAL COMPONENTS
2.25V TO 3.6V
INPUT VOLTAGE
RANGE
NDS8434
ZHCS1000
100 μF
1 μF
10 μH
0.1 μF
NOTE: VR
OUT
1-0SHOULD BE TIED TOGETHER EXTERNALLY
AND DESIGNER SHOULD MINIMIZETRACE LENGTH TO NDS8434.
100 μF
相關PDF資料
PDF描述
ADSP-BF532 Blackfin Embedded Processor
ADSP-BF532SBBC400 Blackfin Embedded Processor
ADSP-BF532SBBZ400 Blackfin Embedded Processor
ADSP-BF532SBST400 28-2 (14 Contacts) Pin Insert; For Use With:Amphenol MIL-C-5015 97 Series Circular Connectors; No. of Contacts:14; Gender:Male; Operating Voltage:1250V
ADSP-BF533 Blackfin Embedded Processor
相關代理商/技術參數
參數描述
ADSP-BF531SBST-C81 制造商:Analog Devices 功能描述:
ADSP-BF531SBST-ENG 制造商:Analog Devices 功能描述:
ADSP-BF531SBSTZ400 功能描述:IC DSP CTLR 16BIT 400MHZ 176LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數字式信號處理器) 系列:Blackfin® 標準包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點 接口:I²C,McASP,McBSP 時鐘速率:400MHz 非易失內存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA,FCBGA 供應商設備封裝:548-FCBGA(27x27) 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
ADSP-BF531SBSTZC43 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
ADSP-BF531WBBCZ-4A 制造商:Analog Devices 功能描述:
主站蜘蛛池模板: 松原市| 株洲市| 永顺县| 淮北市| 汉沽区| 玉田县| 讷河市| 沭阳县| 璧山县| 湖南省| 阿拉善左旗| 高台县| 思茅市| 普格县| 沈阳市| 南通市| 称多县| 慈溪市| 镇远县| 元氏县| 苍溪县| 囊谦县| 西乌珠穆沁旗| 天水市| 永修县| 班戈县| 阳曲县| 绍兴县| 拜泉县| 绥滨县| 巨鹿县| 本溪市| 大厂| 鹿邑县| 广丰县| 牙克石市| 伊通| 京山县| 根河市| 青河县| 毕节市|