欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: ADSP-BF531SBST400
廠商: ANALOG DEVICES INC
元件分類: 數字信號處理
英文描述: Circular Connector Series:97
中文描述: 16-BIT, 40 MHz, OTHER DSP, PQFP176
封裝: 24 X 24 MM, LQFP-176
文件頁數: 6/56頁
文件大?。?/td> 671K
代理商: ADSP-BF531SBST400
Rev. 0
|
Page 6 of 56
|
March 2004
ADSP-BF531/ADSP-BF532/ADSP-BF533
The asynchronous memory controller can be programmed to
control up to four banks of devices with very flexible timing
parameters for a wide variety of devices. Each bank occupies a
1M byte segment regardless of the size of the devices used, so
that these banks will only be contiguous if each is fully popu-
lated with 1M byte of memory.
I/O Memory Space
Blackfin processors do not define a separate I/O space. All
resources are mapped through the flat 32-bit address space.
On-chip I/O devices have their control registers mapped into
memory-mapped registers (MMRs) at addresses near the top of
the 4G byte address space. These are separated into two smaller
blocks, one of which contains the control MMRs for all core
functions, and the other of which contains the registers needed
for setup and control of the on-chip peripherals outside of the
core. The MMRs are accessible only in supervisor mode and
appear as reserved space to on-chip peripherals.
Booting
The ADSP-BF531/2/3 processor contains a small boot kernel,
which configures the appropriate peripheral for booting. If the
ADSP-BF531/2/3 processor is configured to boot from boot
ROM memory space, the processor starts executing from the
on-chip boot ROM. For more information, see
Booting Modes
on Page 13
.
Event Handling
The event controller on the ADSP-BF531/2/3 processor handles
all asynchronous and synchronous events to the processor. The
ADSP-BF531/2/3 processor provides event handling that sup-
ports both nesting and prioritization. Nesting allows multiple
event service routines to be active simultaneously. Prioritization
ensures that servicing of a higher priority event takes prece-
dence over servicing of a lower priority event. The controller
provides support for five different types of events:
Emulation – An emulation event causes the processor to
enter emulation mode, allowing command and control of
the processor via the JTAG interface.
Reset – This event resets the processor.
Non-Maskable Interrupt (NMI) – The NMI event can be
generated by the software watchdog timer or by the NMI
input signal to the processor. The NMI event is frequently
used as a power-down indicator to initiate an orderly shut-
down of the system.
Exceptions – Events that occur synchronously to program
flow (i.e., the exception will be taken before the instruction
is allowed to complete). Conditions such as data alignment
violations and undefined instructions cause exceptions.
Interrupts – Events that occur asynchronously to program
flow. They are caused by input pins, timers, and other
peripherals, as well as by an explicit software instruction.
Each event type has an associated register to hold the return
address and an associated return-from-event instruction. When
an event is triggered, the state of the processor is saved on the
supervisor stack.
The ADSP-BF531/2/3 processor Event Controller consists of
two stages, the Core Event Controller (CEC) and the System
Interrupt Controller (SIC). The Core Event Controller works
with the System Interrupt Controller to prioritize and control all
system events. Conceptually, interrupts from the peripherals
enter into the SIC, and are then routed directly into the general-
purpose interrupts of the CEC.
Core Event Controller (CEC)
The CEC supports nine general-purpose interrupts (IVG15–7),
in addition to the dedicated interrupt and exception events. Of
these general-purpose interrupts, the two lowest-priority inter-
rupts (IVG15–14) are recommended to be reserved for software
interrupt handlers, leaving seven prioritized interrupt inputs to
support the peripherals of the ADSP-BF531/2/3 processor.
Table 2
describes the inputs to the CEC, identifies their names
in the Event Vector Table (EVT), and lists their priorities.
System Interrupt Controller (SIC)
The System Interrupt Controller provides the mapping and
routing of events from the many peripheral interrupt sources to
the prioritized general-purpose interrupt inputs of the CEC.
Although the ADSP-BF531/2/3 processor provides a default
mapping, the user can alter the mappings and priorities of
Figure 5. ADSP-BF531 Internal/External Memory Map
CORE MMR REGISTERS (2M BYTE)
RESERVED
SCRATCHPAD SRAM (4K BYTE)
SYSTEM MMR REGISTERS (2M BYTE)
RESERVED
RESERVED
RESERVED
DATA BANK A SRAM / CACHE (16K BYTE)
ASYNC MEMORY BANK 3 (1M BYTE)
ASYNC MEMORY BANK 2 (1M BYTE)
ASYNC MEMORY BANK 1 (1M BYTE)
ASYNC MEMORY BANK 0 (1M BYTE)
SDRAM MEMORY (16M BYTE TO 128M BYTE)
INSTRUCTION SRAM / CACHE (16K BYTE)
I
E
0xFFFF FFFF
0xFFE0 0000
0xFFB0 0000
0xFFA1 4000
0xFFA0 8000
0xFF90 8000
0xFF90 4000
0xFF80 8000
0xFF80 4000
0xEF00 0000
0x2040 0000
0x2030 0000
0x2020 0000
0x2010 0000
0x2000 0000
0x0800 0000
0x0000 0000
0xFFC0 0000
0xFFB0 1000
0xFFA0 0000
RESERVED
RESERVED
RESERVED
0xFFA1 0000
INSTRUCTION SRAM (16K BYTE)
RESERVED
RESERVED
0xFFA0 C000
RESERVED
相關PDF資料
PDF描述
ADSP-BF532 Blackfin Embedded Processor
ADSP-BF532SBBC400 Blackfin Embedded Processor
ADSP-BF532SBBZ400 Blackfin Embedded Processor
ADSP-BF532SBST400 28-2 (14 Contacts) Pin Insert; For Use With:Amphenol MIL-C-5015 97 Series Circular Connectors; No. of Contacts:14; Gender:Male; Operating Voltage:1250V
ADSP-BF533 Blackfin Embedded Processor
相關代理商/技術參數
參數描述
ADSP-BF531SBST-C81 制造商:Analog Devices 功能描述:
ADSP-BF531SBST-ENG 制造商:Analog Devices 功能描述:
ADSP-BF531SBSTZ400 功能描述:IC DSP CTLR 16BIT 400MHZ 176LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數字式信號處理器) 系列:Blackfin® 標準包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點 接口:I²C,McASP,McBSP 時鐘速率:400MHz 非易失內存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA,FCBGA 供應商設備封裝:548-FCBGA(27x27) 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
ADSP-BF531SBSTZC43 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
ADSP-BF531WBBCZ-4A 制造商:Analog Devices 功能描述:
主站蜘蛛池模板: 枝江市| 郑州市| 纳雍县| 伊宁县| 龙口市| 河东区| 璧山县| 杭州市| 佛教| 克什克腾旗| 乌审旗| 拜泉县| 肃北| 从江县| 和林格尔县| 台东市| 阿尔山市| 璧山县| 永登县| 叙永县| 南充市| 仁寿县| 上虞市| 贡觉县| 孙吴县| 平江县| 杭锦旗| 台前县| 玉屏| 抚州市| 南康市| 甘德县| 哈尔滨市| 札达县| 山阴县| 延边| 广饶县| 鸡东县| 蓬莱市| 彩票| 申扎县|