欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: ADSP-BF532SBST400
廠商: ANALOG DEVICES INC
元件分類: 數字信號處理
英文描述: 28-2 (14 Contacts) Pin Insert; For Use With:Amphenol MIL-C-5015 97 Series Circular Connectors; No. of Contacts:14; Gender:Male; Operating Voltage:1250V
中文描述: 16-BIT, 40 MHz, OTHER DSP, PQFP176
封裝: 24 X 24 MM, LQFP-176
文件頁數: 21/56頁
文件大小: 671K
代理商: ADSP-BF532SBST400
ADSP-BF531/ADSP-BF532/ADSP-BF533
Rev. 0
|
Page 21 of 56
|
March 2004
TIMING SPECIFICATIONS
Table 10
through
Table 14
describe the timing requirements for
the ADSP-BF531/2/3 processor clocks. Take care in selecting
MSEL, SSEL, and CSEL ratios so as not to exceed the maximum
core clock and system clock as described in
Absolute Maximum
Ratings on Page 20
, and the Voltage Controlled Oscillator
(VCO) operating frequencies described in
Table 13
.
Table 13
describes Phase-Locked Loop operating conditions.
Table 10. Core and System Clock Requirements—ADSP-BF533SKBC600
Parameter
t
CCLK
t
CCLK
t
CCLK
t
CCLK
t
CCLK
t
SCLK
Min
1.67
2.10
2.35
2.66
4.00
Maximum of 7.5 or t
CCLK
Max
Unit
ns
ns
ns
ns
ns
ns
Core Cycle Period (V
DDINT
=1.2 V–5%)
Core Cycle Period (V
DDINT
=1.1 V–5%)
Core Cycle Period (V
DDINT
=1.0 V–5%)
Core Cycle Period (V
DDINT
=0.9 V–5%)
Core Cycle Period (V
DDINT
=0.8 V)
System Clock Period
Table 11. Core and System Clock Requirements—ADSP-BF533SBBC500 and ADSP-BF533SBBZ500
Parameter
t
CCLK
t
CCLK
t
CCLK
t
CCLK
t
CCLK
t
SCLK
Min
2.0
2.25
2.50
3.00
4.00
Maximum of 7.5 or t
CCLK
Max
Unit
ns
ns
ns
ns
ns
ns
Core Cycle Period (V
DDINT
=1.2 V–5%)
Core Cycle Period (V
DDINT
=1.1 V–5%)
Core Cycle Period (V
DDINT
=1.0 V–5%)
Core Cycle Period (V
DDINT
=0.9 V–5%)
Core Cycle Period (V
DDINT
=0.8 V)
System Clock Period
Table 12. Core and System Clock Requirements—ADSP-BF532/531 All Package Types
Parameter
t
CCLK
t
CCLK
t
CCLK
t
CCLK
t
CCLK
t
SCLK
Min
2.5
2.75
3.00
3.25
4.0
Maximum of 7.5 or t
CCLK
Max
Unit
ns
ns
ns
ns
ns
ns
Core Cycle Period (V
DDINT
=1.2 V–5%)
Core Cycle Period (V
DDINT
=1.1 V–5%)
Core Cycle Period (V
DDINT
=1.0 V–5%)
Core Cycle Period (V
DDINT
=0.9 V–5%)
Core Cycle Period (V
DDINT
=0.8 V)
System Clock Period
Table 13. Phase-Locked Loop Operating Conditions
Parameter
f
VCO
Min
50
Max
Max CCLK
Unit
MHz
Voltage Controlled Oscillator (VCO) Frequency
Table 14. Maximum SCLK Conditions
Parameter
Condition
V
DDEXT
= 3.3 V
V
DDEXT
= 2.5 V
Unit
MBGA
f
SCLK
f
SCLK
LQFP
f
SCLK
f
SCLK
1
Set bit 7 (output delay) of PLL_CTL register.
V
DDINT
>=
1.14 V
V
DDINT
<
1.14 V
133
100
133
100
MHz
MHz
V
DDINT
>=
1.14 V
V
DDINT
<
1.14 V
133
83
133
1
83
1
MHz
MHz
相關PDF資料
PDF描述
ADSP-BF533 Blackfin Embedded Processor
ADSP-BF533SBBC500 Metal Connector Backshell
ADSP-BF533SBBZ500 Blackfin Embedded Processor
ADSP-BF533SKBC600 Blackfin Embedded Processor
ADSP-BF561SKBCZ600 Blackfin Embedded Symmetric Multi-Processor
相關代理商/技術參數
參數描述
ADSP-BF532SBST-DAB 制造商:Analog Devices 功能描述:
ADSP-BF532SBSTZ400 功能描述:IC DSP CTLR 16BIT 400MHZ 176LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數字式信號處理器) 系列:Blackfin® 標準包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點 接口:I²C,McASP,McBSP 時鐘速率:400MHz 非易失內存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA,FCBGA 供應商設備封裝:548-FCBGA(27x27) 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
ADSP-BF532SBSTZ4RL 功能描述:IC DSP CTLR 16BIT 400MHZ 176LQFP 制造商:analog devices inc. 系列:Blackfin? 包裝:帶卷(TR) 零件狀態:有效 類型:定點 接口:SPI,SSP,UART 時鐘速率:400MHz 非易失性存儲器:ROM(1 kB) 片載 RAM:84kB 電壓 - I/O:3.30V 電壓 - 內核:1.20V 工作溫度:-40°C ~ 85°C(TA) 安裝類型:表面貼裝 封裝/外殼:176-LQFP 供應商器件封裝:176-LQFP(24x24) 標準包裝:450
ADSP-BF532SBSTZENG 制造商:Analog Devices 功能描述:
ADSP-BF533 制造商:Analog Devices 功能描述:
主站蜘蛛池模板: 阳西县| 江华| 恩平市| 浦江县| 东乡族自治县| 玉溪市| 扬州市| 九江市| 平遥县| 萝北县| 长治县| 洛宁县| 营口市| 扎兰屯市| 中方县| 塔河县| 从江县| 当阳市| 化德县| 涡阳县| 松滋市| 汝州市| 沅江市| 比如县| 秀山| 阿拉善左旗| 洛川县| 剑川县| 航空| 顺平县| 岳普湖县| 宁河县| 澳门| 大名县| 吴桥县| 新龙县| 寿阳县| 疏勒县| 富顺县| 怀仁县| 恩平市|