- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374037 > ADSP-BF533SBBZ500 (ANALOG DEVICES INC) Blackfin Embedded Processor PDF資料下載
參數(shù)資料
| 型號： | ADSP-BF533SBBZ500 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | Blackfin Embedded Processor |
| 中文描述： | 16-BIT, 40 MHz, OTHER DSP, PBGA169 |
| 封裝： | ROHS COMPLIANT, PLASTIC, MO-034AAG-2, BGA-169 |
| 文件頁數(shù)： | 12/56頁 |
| 文件大小： | 671K |
| 代理商： | ADSP-BF533SBBZ500 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當(dāng)前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
Rev. 0
|
Page 12 of 56
|
March 2004
ADSP-BF531/ADSP-BF532/ADSP-BF533
as the RTC, may still be running but will not be able to access
internal resources or external memory. This powered-down
mode can only be exited by assertion of the reset interrupt
(RESET) or by an asynchronous interrupt generated by the
RTC. When in Deep Sleep mode, an RTC asynchronous inter-
rupt causes the processor to transition to the Active mode.
Assertion of RESET while in Deep Sleep mode causes the pro-
cessor to transition to the Full-On mode.
Power Savings
As shown in
Table 5
, the ADSP-BF531/2/3 processor supports
three different power domains. The use of multiple power
domains maximizes flexibility, while maintaining compliance
with industry standards and conventions. By isolating the inter-
nal logic of the ADSP-BF531/2/3 processor into its own power
domain, separate from the RTC and other I/O, the processor
can take advantage of Dynamic Power Management, without
affecting the RTC or other I/O devices. There are no sequencing
requirements for the various power domains.
The power dissipated by a processor is largely a function of the
clock frequency of the processor and the square of the operating
voltage. For example, reducing the clock frequency by 25%
results in a 25% reduction in dynamic power dissipation, while
reducing the voltage by 25% reduces dynamic power dissipation
by more than 40%. Further, these power savings are additive, in
that if the clock frequency and supply voltage are both reduced,
the power savings can be dramatic.
The Dynamic Power Management feature of the ADSP-
BF531/2/3 processor allows both the processor’s input voltage
(V
DDINT
) and clock frequency (f
CCLK
) to be dynamically
controlled.
The savings in power dissipation can be modeled using the
Power Savings Factor and % Power Savings calculations.
The Power Savings Factor is calculated as:
where the variables in the equations are:
f
CCLKNOM
is the nominal core clock frequency
f
CCLKRED
is the reduced core clock frequency
V
DDINTNOM
is the nominal internal supply voltage
V
DDINTRED
is the reduced internal supply voltage
T
NOM
is the duration running at f
CCLKNOM
T
RED
is the duration running at f
CCLKRED
The percent power savings is calculated as:
VOLTAGE REGULATION
The Blackfin processor provides an on-chip voltage regulator
that can generate processor core voltage levels 0.85V(-5% /
+10%) to 1.2V(-5% / +10%) from an external 2.25 V to 3.6 V
supply.
Figure 7
shows the typical external components
required to complete the power management system.
*
The regu-
lator controls the internal logic voltage levels and is
programmable with the Voltage Regulator Control Register
(VR_CTL) in increments of 50 mV. To reduce standby power
consumption, the internal voltage regulator can be programmed
to remove power to the processor core while keeping I/O power
(V
DDEXT
) supplied. While in hibernation, V
DDEXT
can still be
applied, eliminating the need for external buffers. The voltage
regulator can be activated from this power-down state either
through an RTC wakeup or by asserting RESET, which will then
initiate a boot sequence. The regulator can also be disabled and
bypassed at the user’s discretion.
CLOCK SIGNALS
The ADSP-BF531/2/3 processor can be clocked by an external
crystal, a sine wave input, or a buffered, shaped clock derived
from an external clock oscillator.
If an external clock is used, it should be a TTL compatible signal
and must not be halted, changed, or operated below the speci-
fied frequency during normal operation. This signal is
connected to the processor’s CLKIN pin. When an external
clock is used, the XTAL pin must be left unconnected.
Table 5. Power Domains
Power Domain
All internal logic, except RTC
RTC internal logic and crystal I/O
All other I/O
VDD Range
V
DDINT
V
DDRTC
V
DDEXT
Power Savings Factor
f
CCLKNOM
---------------------
V
DDINTNOM
--------------------------
2
×
T
NOM
------------
×
=
*
See EE-228: Switching Regulator Design Considerations for ADSP-BF533
Blackfin Processors.
Figure 7. Voltage Regulator Circuit
% Power Savings
1
Power Savings Factor
–
(
)
100%
×
=
V
DDEXT
V
DDINT
VR
OUT
1-0
EXTERNAL COMPONENTS
2.25V TO 3.6V
INPUT VOLTAGE
RANGE
NDS8434
ZHCS1000
100 μF
1 μF
10 μH
0.1 μF
NOTE: VR
OUT
1-0SHOULD BE TIED TOGETHER EXTERNALLY
AND DESIGNER SHOULD MINIMIZETRACE LENGTH TO NDS8434.
100 μF
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADSP-BF533SKBC600 | Blackfin Embedded Processor |
| ADSP-BF561SKBCZ600 | Blackfin Embedded Symmetric Multi-Processor |
| ADSP-BF561SKBCZ500 | Blackfin Embedded Symmetric Multi-Processor |
| ADSP-BF561 | Synchronous 4-Bit Up/Down Binary Counters With Dual Clock and Clear 16-PDIP 0 to 70 |
| ADSP-BF561SBB500 | Blackfin Embedded Symmetric Multi-Processor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADSP-BF533SBBZ500X | 制造商:Analog Devices 功能描述: |
| ADSP-BF533SBST400 | 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 400MHz 400MIPS 176-Pin LQFP |
| ADSP-BF533SBSTZ400 | 功能描述:IC DSP CTLR 16BIT 400MHZ 176LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:Blackfin® 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點(diǎn) 接口:I²C，McASP，McBSP 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA（27x27） 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA |
| ADSP-BF533SKBC300X | 制造商:Analog Devices 功能描述: |
| ADSP-BF533SKBC600 | 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 600MHz 600MIPS 160-Pin CSP-BGA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。