- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄374039 > ADUC831BS (ANALOG DEVICES INC) MicroConverter, 12-Bit ADCs and DACs with Embedded 62 kBytes Flash MCU PDF資料下載
參數(shù)資料
| 型號(hào)： | ADUC831BS |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | MicroConverter, 12-Bit ADCs and DACs with Embedded 62 kBytes Flash MCU |
| 中文描述： | 8-BIT, FLASH, 16.78 MHz, MICROCONTROLLER, PQFP52 |
| 封裝： | PLASTIC, MQFP-52 |
| 文件頁(yè)數(shù)： | 32/76頁(yè) |
| 文件大小： | 1211K |
| 代理商： | ADUC831BS |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)當(dāng)前第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)
REV. 0
–32–
ADuC831
USER INTERFACE TO OTHER ON-CHIP ADuC831
PERIPHERALS
The following section gives a brief overview of the various
peripherals also available on-chip. A summary of the SFRs
used to control and configure these peripherals is also given.
DAC
The ADuC831 incorporates two 12-bit, voltage output DACs
on-chip. Each has a rail-to-rail voltage output buffer capable of
driving 10 k
/100 pF. Each has two selectable ranges, 0 V to
V
REF
(the internal band gap 2.5 V reference) and 0 V to AV
DD
.
Each can operate in 12-bit or 8-bit mode. Both DACs share a
control register, DACCON, and four data registers, DAC1H/L,
DAC0H/L. It should be noted that in 12-bit asynchronous
mode, the DAC voltage output will be updated as soon as the
DACL data SFR has been written; therefore, the DAC data
registers should be updated as DACH first, followed by DACL.
Note: for correct DAC operation on the 0 to V
REF
range, the
ADC must be switched on. This results in the DAC using the
correct reference value.
DACCON
SFR Address
Power-On Default Value
Bit Addressable
DAC Control Register
FDH
04H
No
Table IX. DACCON SFR Bit Designations
Bit
Name
Description
7
MODE
The DAC MODE bit sets the overriding operating mode for both DACs.
Set to “1” = 8-Bit Mode (Write 8 Bits to DACxL SFR).
Set to “0”= 12-Bit Mode.
DAC1 Range Select Bit.
Set to “1” = DAC1 Range 0–V
DD
.
Set to “0” = DAC1 Range 0–V
REF
.
DAC0 Range Select Bit.
Set to “1” = DAC0 Range 0–V
DD.
Set to “0” = DAC0 Range 0–V
REF.
DAC1 Clear Bit.
Set to “0” = DAC1 Output Forced to 0 V.
Set to “1” = DAC1 Output Normal.
DAC0 Clear Bit.
Set to “0” = DAC1 Output Forced to 0 V.
Set to “1” = DAC1 Output Normal.
DAC0/1 Update Synchronization Bit.
When set to “1” the DAC outputs update as soon as DACxL SFRs are written. The user can
simultaneously update both DACs by first updating the DACxL/H SFRs while SYNC is “0.” Both
DACs will then update simultaneously when the SYNC bit is set to “1.”
DAC1 Power-Down Bit.
Set to “1” = Power-On DAC1.
Set to “0” = Power-Off DAC1.
DAC0 Power-Down Bit.
Set to “1” = Power-On DAC0.
Set to “0” = Power-Off DAC0.
6
RNG1
5
RNG0
4
CLR1
3
CLR0
2
SYNC
1
PD1
0
PD0
DACxH/L
Function
SFR Address
DAC Data Registers
DAC Data Registers, written by user to update the DAC output.
DAC0L (DAC0 Data Low Byte)
DAC0H (DAC0 Data High Byte)
00H
No
The 12-bit DAC data should be written into DACxH/L right-justified such that DACxL contains the lower eight bits, and the lower
nibble of DACxH contains the upper four bits.
F9H; DAC1L (DAC1 Data Low Byte)
FAH; DAC1H(DAC1 Data High Byte)
All four Registers
All four Registers
FBH
FCH
Power-On Default Value
Bit Addressable
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADUC836 | MicroConverter, Dual 16-Bit-ADCs with Embedded 62 kB Flash MCU |
| ADUC836BCP | MicroConverter, Dual 16-Bit-ADCs with Embedded 62 kB Flash MCU |
| ADUC836BS | MicroConverter, Dual 16-Bit-ADCs with Embedded 62 kB Flash MCU |
| ADUC842BCP62-3 | MicroConverter 12-Bit ADCs and DACs with Embedded High Speed 62-kB Flash MCU |
| ADUC843BCP62-5 | MicroConverter 12-Bit ADCs and DACs with Embedded High Speed 62-kB Flash MCU |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADUC831BS-REEL | 制造商:Analog Devices 功能描述:MCU 8-bit ADuC8xx 8052 CISC 62KB Flash 3.3V/5V 52-Pin MQFP T/R |
| ADUC831BSZ | 功能描述:IC ADC/DAC 12BIT W/MCU 52-MQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC8xx 標(biāo)準(zhǔn)包裝:250 系列:56F8xxx 核心處理器:56800E 芯體尺寸:16-位 速度:60MHz 連通性:CAN，SCI，SPI 外圍設(shè)備:POR，PWM，溫度傳感器，WDT 輸入/輸出數(shù):21 程序存儲(chǔ)器容量:40KB（20K x 16） 程序存儲(chǔ)器類型:閃存 EEPROM 大小:- RAM 容量:6K x 16 電壓 - 電源 (Vcc/Vdd):2.25 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 6x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 125°C 封裝/外殼:48-LQFP 包裝:托盤(pán) 配用:MC56F8323EVME-ND - BOARD EVALUATION MC56F8323 |
| ADUC831BSZ-REEL | 功能描述:IC MCU 62K FLASH ADC/DAC 52MQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC8xx 標(biāo)準(zhǔn)包裝:38 系列:Encore!® XP® 核心處理器:eZ8 芯體尺寸:8-位 速度:5MHz 連通性:IrDA，UART/USART 外圍設(shè)備:欠壓檢測(cè)/復(fù)位，LED，POR，PWM，WDT 輸入/輸出數(shù):16 程序存儲(chǔ)器容量:4KB（4K x 8） 程序存儲(chǔ)器類型:閃存 EEPROM 大小:- RAM 容量:1K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 105°C 封裝/外殼:20-SOIC（0.295"，7.50mm 寬） 包裝:管件 其它名稱:269-4116Z8F0413SH005EG-ND |
| ADUC832 | 制造商:AD 制造商全稱:Analog Devices 功能描述:MicroConverter, 12-Bit ADCs and DACs with Embedded 62 kBytes Flash MCU |
| ADUC832BCP | 制造商:Analog Devices 功能描述:MCU 8-Bit ADuC8xx 8052 CISC 62KB Flash 3V/5V 56-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:8BIT CISC 62KB FLASH 16.78MHZ 3.3/5V 56LFCSP - Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。