- 您現在的位置：買賣IC網 > PDF目錄374039 > ADUC843BS62-5 (ANALOG DEVICES INC) MicroConverter 12-Bit ADCs and DACs with Embedded High Speed 62-kB Flash MCU PDF資料下載
參數資料
| 型號： | ADUC843BS62-5 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | MicroConverter 12-Bit ADCs and DACs with Embedded High Speed 62-kB Flash MCU |
| 中文描述： | 8-BIT, FLASH, 16.78 MHz, MICROCONTROLLER, PQFP52 |
| 封裝： | PLASTIC, MO-112AC1, MQFP-52 |
| 文件頁數： | 27/88頁 |
| 文件大小： | 903K |
| 代理商： | ADUC843BS62-5 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁
ADuC841/ADuC842/ADuC843
The ADC incorporates a successive approximation architecture
(SAR) involving a charge-sampled input stage. Figure 30 shows
the equivalent circuit of the analog input section. Each ADC
conversion is divided into two distinct phases, as defined by the
position of the switches in Figure 30. During the sampling
phase (with SW1 and SW2 in the track position), a charge
proportional to the voltage on the analog input is developed
across the input sampling capacitor. During the conversion
phase (with both switches in the hold position), the capacitor
DAC is adjusted via internal SAR logic until the voltage on
Node A is 0, indicating that the sampled charge on the input
capacitor is balanced out by the charge being output by the
capacitor DAC. The final digital value contained in the SAR is
then latched out as the result of the ADC conversion. Control of
the SAR and timing of acquisition and sampling modes is
handled automatically by built-in ADC control logic.
Acquisition and conversion times are also fully configurable
under user control.
Rev. 0 | Page 27 of 88
CAPACITOR
DAC
COMPARATOR
V
REF
AGND
DAC1
DAC0
TEMPERATURE MONITOR
AIN7
AIN0
32pF
AGND
ADuC841/ADuC842/ADuC843
NODE A
sw1
sw2
TRACK
TRACK
HOLD
HOLD
200
200
0
Figure 30. Internal ADC Structure
Note that whenever a new input channel is selected, a residual
charge from the 32 pF sampling capacitor places a transient on
the newly selected input. The signal source must be capable of
recovering from this transient before the sampling switches go
into hold mode. Delays can be inserted in software (between
channel selection and conversion request) to account for input
stage settling, but a hardware solution alleviates this burden
from the software design task and ultimately results in a cleaner
system implementation. One hardware solution is to choose a
very fast settling op amp to drive each analog input. Such an op
amp would need to fully settle from a small signal transient in
less than 300 ns in order to guarantee adequate settling under
all software configurations. A better solution, recommended for
use with any amplifier, is shown in Figure 31. Though at first
glance the circuit in Figure 31 may look like a simple antialias-
ing filter, it actually serves no such purpose since its corner
frequency is well above the Nyquist frequency, even at a 200
kHz sample rate. Though the R/C does help to reject some
incoming high frequency noise, its primary function is to ensure
that the transient demands of the ADC input stage are met.
AIN0
ADuC841/
ADuC842/
ADuC843
10
0.1
μ
F
0
Figure 31. Buffering Analog Inputs
It does so by providing a capacitive bank from which the 32 pF
sampling capacitor can draw its charge. Its voltage does not
change by more than one count (1/4096) of the 12-bit transfer
function when the 32 pF charge from a previous channel is
dumped onto it. A larger capacitor can be used if desired, but
not a larger resistor (for reasons described below). The Schottky
diodes in Figure 31 may be necessary to limit the voltage
applied to the analog input pin per the Absolute Maximum
Ratings. They are not necessary if the op amp is powered from
the same supply as the part since in that case the op amp is
unable to generate voltages above V
DD
or below ground. An op
amp of some kind is necessary unless the signal source is very
low impedance to begin with. DC leakage currents at the parts’
analog inputs can cause measurable dc errors with external
source impedances as low as 100 or so. To ensure accurate
ADC operation, keep the total source impedance at each analog
input less than 61 . The Table 10 illustrates examples of how
source impedance can affect dc accuracy.
Table 10. Source Impedance and DC Accuracy
Source
Impedance
Leakage Current
61
61 μV = 0.1 LSB
610
610 μV = 1 LSB
Error from 1 μA
Error from 10 μA
Leakage Current
610 μV = 1 LSB
6.1 mV = 10 LSB
Although Figure 31 shows the op amp operating at a gain of 1,
one can, of course, configure it for any gain needed. Also, one
can just as easily use an instrumentation amplifier in its place to
condition differential signals. Use an amplifier that is capable of
delivering the signal (0 V to V
REF
) with minimal saturation.
Some single-supply rail-to-rail op amps that are useful for this
www.analog.com for details on these and other op amps and
相關PDF資料 |
PDF描述 |
|---|---|
| ADUC842 | CON, RTANG 68 POS |
| ADUC842BCP | 12- Bit ADCs and DACs with Embedded Hi-Speed 62KB FLASH MCU |
| ADUC842BS | 12- Bit ADCs and DACs with Embedded Hi-Speed 62KB FLASH MCU |
| ADUC844BS62-5 | MicroConverter, Dual 16-Bit/24-Bit ADCs with Embedded 62kB FLASH MCU |
| ADUC844BS62-3 | MicroConverter, Dual 16-Bit/24-Bit ADCs with Embedded 62kB FLASH MCU |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ADUC843BSZ62-3 | 功能描述:IC ADC 12BIT W/FLASH MCU 52-MQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC8xx 標準包裝:250 系列:LPC11Uxx 核心處理器:ARM? Cortex?-M0 芯體尺寸:32-位 速度:50MHz 連通性:I²C，Microwire，SPI，SSI，SSP，UART/USART，USB 外圍設備:欠壓檢測/復位，POR，WDT 輸入/輸出數:40 程序存儲器容量:96KB（96K x 8） 程序存儲器類型:閃存 EEPROM 大小:4K x 8 RAM 容量:10K x 8 電壓 - 電源 (Vcc/Vdd):1.8 V ~ 3.6 V 數據轉換器:A/D 8x10b 振蕩器型:內部 工作溫度:-40°C ~ 85°C 封裝/外殼:48-LQFP 包裝:托盤 其它名稱:568-9587 |
| ADUC843BSZ62-5 | 功能描述:IC ADC 12BIT W/FLASH MCU 52-MQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC8xx 標準包裝:60 系列:PSOC® 3 CY8C38xx 核心處理器:8051 芯體尺寸:8-位 速度:67MHz 連通性:EBI/EMI，I²C，LIN，SPI，UART/USART 外圍設備:電容感應，DMA，LCD，POR，PWM，WDT 輸入/輸出數:25 程序存儲器容量:64KB（64K x 8） 程序存儲器類型:閃存 EEPROM 大小:2K x 8 RAM 容量:8K x 8 電壓 - 電源 (Vcc/Vdd):1.71 V ~ 5.5 V 數據轉換器:A/D 2x20b，D/A 4x8b 振蕩器型:內部 工作溫度:-40°C ~ 85°C 封裝/外殼:48-VFQFN 裸露焊盤 包裝:托盤 |
| ADUC844 | 制造商:AD 制造商全稱:Analog Devices 功能描述:MicroConverter, Dual 16-Bit/24-Bit ADCs with Embedded 62kB FLASH MCU |
| ADUC844BCP32-3 | 制造商:AD 制造商全稱:Analog Devices 功能描述:MicroConverter, Dual 16-Bit/24-Bit ADCs with Embedded 62kB FLASH MCU |
| ADUC844BCP32-5 | 制造商:AD 制造商全稱:Analog Devices 功能描述:MicroConverter, Dual 16-Bit/24-Bit ADCs with Embedded 62kB FLASH MCU |
發布緊急采購，3分鐘左右您將得到回復。