- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374039 > ADUC843BS62-5 (ANALOG DEVICES INC) MicroConverter 12-Bit ADCs and DACs with Embedded High Speed 62-kB Flash MCU PDF資料下載
參數(shù)資料
| 型號(hào)： | ADUC843BS62-5 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | MicroConverter 12-Bit ADCs and DACs with Embedded High Speed 62-kB Flash MCU |
| 中文描述： | 8-BIT, FLASH, 16.78 MHz, MICROCONTROLLER, PQFP52 |
| 封裝： | PLASTIC, MO-112AC1, MQFP-52 |
| 文件頁(yè)數(shù)： | 41/88頁(yè) |
| 文件大小： | 903K |
| 代理商： | ADUC843BS62-5 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)當(dāng)前第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)
ADuC841/ADuC842/ADuC843
ON-CHIP PLL
The ADuC842 and ADuC843 are intended for use with a
32.768 kHz watch crystal. A PLL locks onto a multiple (512) of
this to provide a stable 16.78 MHz clock for the system. The
ADuC841 operates directly from an external crystal. The core
can operate at this frequency or at binary submultiples of it to
allow power saving in cases where maximum core performance
is not required. The default core clock is the PLL clock divided
by 8 or 2.097152 MHz. The ADC clocks are also derived from
the PLL clock, with the modulator rate being the same as the
crystal oscillator frequency. The preceding choice of frequencies
ensures that the modulators and the core are synchronous,
regardless of the core clock rate. The PLL control register is
PLLCON.
Rev. 0 | Page 41 of 88
At 5 V the core clock can be set to a maximum of 16.78 MHz,
while at 3 V the maximum core clock setting is 8.38 MHz. The
CD bits should not be set to 0 on a 3 V part.
Note that on the ADuC841, changing the CD bits in PLLCON
causes the core speed to change. The core speed is crystal freq/
2
CD
. The other bits in PLLCON are reserved in the case of the
ADuC841 and should be written with 0.
PLLCON PLL
SFR Address
Power-On Default
Bit Addressable
Control Register
D7H
53H
No
Table 16. PLLCON SFR Bit Designations
Bit No.
Name
7
OSC_PD
Description
Oscillator Power-Down Bit.
Set by the user to halt the 32 kHz oscillator in power-down mode.
Cleared by the user to enable the 32 kHz oscillator in power-down mode.
This feature allows the TIC to continue counting even in power-down mode.
PLL Lock Bit.
This is a read-only bit.
Set automatically at power-on to indicate that the PLL loop is correctly tracking the crystal clock. If the external
crystal subsequently becomes disconnected, the PLL will rail.
Cleared automatically at power-on to indicate that the PLL is not correctly tracking the crystal clock. This may be due
to the absence of a crystal clock or an external crystal at power-on. In this mode, the PLL output can be 16.78 MHz
±20%.
Reserved. Should be written with 0.
Reserved. Should be written with 0.
Fast Interrupt Response Bit.
Set by the user enabling the response to any interrupt to be executed at the fastest core clock frequency, regardless
of the configuration of the CD2–0 bits (see below). Once user code has returned from an interrupt, the core resumes
code execution at the core clock selected by the CD2–0 bits.
Cleared by the user to disable the fast interrupt response feature.
CPU (Core Clock) Divider Bits.
This number determines the frequency at which the microcontroller core operates.
CD2
0
0
0
0
1
1
1
1
1
1
0.131072
6
LOCK
5
4
3
----
----
FINT
2
1
0
CD2
CD1
CD0
CD1
0
0
1
1
0
0
1
CD0
0
1
0
1
0
1
0
Core Clock Frequency (MHz)
16.777216
8.388608
4.194304
2.097152 (Default Core Clock Frequency)
1.048576
0.524288
0.262144
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADUC842 | CON, RTANG 68 POS |
| ADUC842BCP | 12- Bit ADCs and DACs with Embedded Hi-Speed 62KB FLASH MCU |
| ADUC842BS | 12- Bit ADCs and DACs with Embedded Hi-Speed 62KB FLASH MCU |
| ADUC844BS62-5 | MicroConverter, Dual 16-Bit/24-Bit ADCs with Embedded 62kB FLASH MCU |
| ADUC844BS62-3 | MicroConverter, Dual 16-Bit/24-Bit ADCs with Embedded 62kB FLASH MCU |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADUC843BSZ62-3 | 功能描述:IC ADC 12BIT W/FLASH MCU 52-MQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC8xx 標(biāo)準(zhǔn)包裝:250 系列:LPC11Uxx 核心處理器:ARM? Cortex?-M0 芯體尺寸:32-位 速度:50MHz 連通性:I²C，Microwire，SPI，SSI，SSP，UART/USART，USB 外圍設(shè)備:欠壓檢測(cè)/復(fù)位，POR，WDT 輸入/輸出數(shù):40 程序存儲(chǔ)器容量:96KB（96K x 8） 程序存儲(chǔ)器類型:閃存 EEPROM 大小:4K x 8 RAM 容量:10K x 8 電壓 - 電源 (Vcc/Vdd):1.8 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:48-LQFP 包裝:托盤(pán) 其它名稱:568-9587 |
| ADUC843BSZ62-5 | 功能描述:IC ADC 12BIT W/FLASH MCU 52-MQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC8xx 標(biāo)準(zhǔn)包裝:60 系列:PSOC® 3 CY8C38xx 核心處理器:8051 芯體尺寸:8-位 速度:67MHz 連通性:EBI/EMI，I²C，LIN，SPI，UART/USART 外圍設(shè)備:電容感應(yīng)，DMA，LCD，POR，PWM，WDT 輸入/輸出數(shù):25 程序存儲(chǔ)器容量:64KB（64K x 8） 程序存儲(chǔ)器類型:閃存 EEPROM 大小:2K x 8 RAM 容量:8K x 8 電壓 - 電源 (Vcc/Vdd):1.71 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 2x20b，D/A 4x8b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:48-VFQFN 裸露焊盤(pán) 包裝:托盤(pán) |
| ADUC844 | 制造商:AD 制造商全稱:Analog Devices 功能描述:MicroConverter, Dual 16-Bit/24-Bit ADCs with Embedded 62kB FLASH MCU |
| ADUC844BCP32-3 | 制造商:AD 制造商全稱:Analog Devices 功能描述:MicroConverter, Dual 16-Bit/24-Bit ADCs with Embedded 62kB FLASH MCU |
| ADUC844BCP32-5 | 制造商:AD 制造商全稱:Analog Devices 功能描述:MicroConverter, Dual 16-Bit/24-Bit ADCs with Embedded 62kB FLASH MCU |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。