- 您現在的位置：買賣IC網 > PDF目錄374040 > ADUC848BS62-3 (ANALOG DEVICES INC) 10-825944-010 PDF資料下載
參數資料
| 型號： | ADUC848BS62-3 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 10-825944-010 |
| 中文描述： | 8-BIT, FLASH, 12.58 MHz, MICROCONTROLLER, PQFP52 |
| 封裝： | 14 X 14 MM, PLASTIC, MO-112-AC-1, MQFP-52 |
| 文件頁數： | 27/108頁 |
| 文件大小： | 1109K |
| 代理商： | ADUC848BS62-3 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁
ADuC845/ADuC847/ADuC848
Signal Chain Overview (Chop Enabled, CHOP = 0)
Rev. A | Page 27 of 108
With the CHOP bit = 0 (see the ADCMODE SFR bit designa-
tions in Table 24), the chopping scheme is enabled. This is the
default condition and gives optimum performance in terms of
offset errors and drift performance. With chop enabled, the
available output rates vary from 5.35 Hz to 105 Hz (SF = 255
and 13, respectively). A typical block diagram of the ADC input
channel with chop enabled is shown in Figure 12.
The sampling frequency of the modulator loop is many times
higher than the bandwidth of the input signal. The integrator in
the modulator shapes the quantization noise (which results
from the analog-to-digital conversion) so that the noise is pushed
toward one-half of the modulator frequency. The output of the
Σ-Δ modulator feeds directly into the digital filter. The digital
filter then band-limits the response to a frequency significantly
lower than one-half of the modulator frequency. In this manner,
the 1-bit output of the comparator is translated into a band
limited, low noise output from the ADCs.
The ADC filter is a low-pass Sinc
3
or (sinx/x)
3
filter whose
primary function is to remove the quantization noise introduced
at the modulator. The cutoff frequency and decimated output
data rate of the filter are programmable via the Sinc filter word
loaded into the filter (SF) register (see Table 28). The complete
signal chain is chopped, resulting in excellent dc offset and
offset drift specifications and is extremely beneficial in applica-
tions where drift, noise rejection, and optimum EMI rejection
are important.
With chop enabled, the ADC repeatedly reverses its inputs. The
decimated digital output words from the Sinc
3
filter, therefore,
have a positive offset and a negative offset term included. As a
result, a final summing stage is included so that each output
word from the filter is summed and averaged with the previous
filter output to produce a new valid output result to be written
to the ADC data register. Programming the Sinc
3
decimation
factor is restricted to an 8-bit register called SF (see Table 28),
the actual decimation factor is the register value times 8.
Therefore, the decimated output rate from the Sinc
3
filter (and
the ADC conversion rate) is
MOD
ADC
f
SF
f
×
×
×
=
8
1
3
1
where:
f
ADC
is the ADC conversion rate.
SF
is the decimal equivalent of the word loaded to the filter
register.
f
MOD
is the modulator sampling rate of 32.768 kHz.
The chop rate of the channel is half the output data rate:
ADC
CHOP
f
f
×
=
2
1
As shown in the block diagram (Figure 12), the Sinc
3
filter
outputs alternately contain +V
OS
and V
OS
, where V
OS
is the
respective channel offset.
SINC
3
FILTER
PGA
3
×
(8
×
SF)
Σ
-
MOD
F
ADC
DIGITAL
OUTPUT
ANALOG
INPUT
MUX
BUF
AIN + V
OS
AIN – V
OS
F
MOD
XOR
2
F
CHOP
F
CHOP
F
IN
0
Σ
-
Figure 12. Block Diagram of the ADC Input Channel with Chop Enabled
相關PDF資料 |
PDF描述 |
|---|---|
| ADUC848BS62-5 | MicroConverter Multichannel 24-/16-Bit ADCs with Embedded 62 kB Flash and Single-Cycle MCU |
| ADUC848BS8-3 | MicroConverter Multichannel 24-/16-Bit ADCs with Embedded 62 kB Flash and Single-Cycle MCU |
| ADUC848BS8-5 | MicroConverter Multichannel 24-/16-Bit ADCs with Embedded 62 kB Flash and Single-Cycle MCU |
| ADUC845 | MicroConverter Multichannel 24-/16-Bit ADCs with Embedded 62 kB Flash and Single-Cycle MCU |
| ADUC845BCP8-3 | MicroConverter Multichannel 24-/16-Bit ADCs with Embedded 62 kB Flash and Single-Cycle MCU |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ADUC848BS62-5 | 制造商:Rochester Electronics LLC 功能描述:8BIT CISC 62KB FLASH 12.85MHZ 5V 52MQFP - Bulk 制造商:Analog Devices 功能描述:IC MICROCONTROLLER |
| ADUC848BS8-3 | 制造商:Analog Devices 功能描述: |
| ADUC848BS8-5 | 制造商:Analog Devices 功能描述:MCU 8-bit ADuC8xx 8052 CISC 62KB Flash 3.3V/5V 52-Pin MQFP 制造商:Analog Devices 功能描述:IC MICROCONTROLLER |
| ADUC848BSZ32-3 | 功能描述:IC MCU FLASH W/16BIT ADC 52MQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC8xx 標準包裝:38 系列:Encore!® XP® 核心處理器:eZ8 芯體尺寸:8-位 速度:5MHz 連通性:IrDA，UART/USART 外圍設備:欠壓檢測/復位，LED，POR，PWM，WDT 輸入/輸出數:16 程序存儲器容量:4KB（4K x 8） 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:1K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 3.6 V 數據轉換器:- 振蕩器型:內部 工作溫度:-40°C ~ 105°C 封裝/外殼:20-SOIC（0.295"，7.50mm 寬） 包裝:管件 其它名稱:269-4116Z8F0413SH005EG-ND |
| ADUC848BSZ32-5 | 功能描述:IC MCU FLASH W/16BIT ADC 52MQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC8xx 標準包裝:38 系列:Encore!® XP® 核心處理器:eZ8 芯體尺寸:8-位 速度:5MHz 連通性:IrDA，UART/USART 外圍設備:欠壓檢測/復位，LED，POR，PWM，WDT 輸入/輸出數:16 程序存儲器容量:4KB（4K x 8） 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:1K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 3.6 V 數據轉換器:- 振蕩器型:內部 工作溫度:-40°C ~ 105°C 封裝/外殼:20-SOIC（0.295"，7.50mm 寬） 包裝:管件 其它名稱:269-4116Z8F0413SH005EG-ND |
發布緊急采購，3分鐘左右您將得到回復。