欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: ADV7170
廠商: Analog Devices, Inc.
英文描述: Digital PAL/NTSC Video Encoder with 10-Bit SSAF⑩ and Advanced Power Management
中文描述: 數碼PAL / NTSC視頻編碼器與10位SSAF⑩和高級電源管理
文件頁數: 27/55頁
文件大小: 754K
代理商: ADV7170
ADV7170/ADV7171
–27–
REV. 0
TR0 BIT DESCRIPTION
Master/Slave Control (TR00)
This bit controls whether the ADV7170/ADV7171 is in master
or slave mode.
Timing Mode Control (TR02–TR01)
These bits control the timing mode of the ADV7170/ADV7171.
These modes are described in more detail in the Timing and
Control section of the data sheet.
BLANK
Control (TR03)
This bit controls whether the
BLANK
input is used when the
part is in slave mode.
Luma Delay Control (TR05–TR04)
These bits control the addition of a luminance delay. Each bit
represents a delay of 74 ns.
Pixel Port Select (TR06)
This bit is used to set the pixel port to accept 8-bit or 16-bit
data. If an 8-bit input is selected the data will be set up on Pins
P7–P0.
Timing Register Reset (TR07)
Toggling TR07 from low to high and low again resets the inter-
nal timing counters. This bit should be toggled after power-up,
reset or changing to a new timing mode.
TR11
TR10
TR17
TR12
TR13
TR15
TR16
TR14
HSYNC
TO PIXEL
DATA ADJUSTMENT
TR17 TR16
0
0
1
1
0
1
0
1
0
3
T
PCLK
1
3
T
PCLK
2
3
T
PCLK
3
3
T
PCLK
HSYNC
TO
FIELD/
VSYNC
DELAY
TR13 TR12
0
0
1
1
0
1
0
1
0
3
T
PCLK
4
3
T
PCLK
8
3
T
PCLK
16
3
T
PCLK
T
B
HSYNC
WIDTH
0
0
1
1
0
1
0
1
1
3
T
PCLK
4
3
T
PCLK
16
3
T
PCLK
128
3
T
PCLK
TR11 TR10
T
A
HSYNC
TO FIELD
RISING EDGE DELAY
(MODE 1 ONLY)
x
x
0
1
T
B
T
B
+ 32
m
s
TR15 TR14
T
C
VSYNC
WIDTH
(MODE 2 ONLY)
TR15 TR14
0
0
1
1
0
1
0
1
1
3
T
PCLK
4
3
T
PCLK
16
3
T
PCLK
128
3
T
PCLK
LINE 313
LINE 314
LINE 1
T
B
TIMING MODE 1 (MASTER/PAL)
HSYNC
FIELD/
VSYNC
T
A
T
C
Figure 44. Timing Register 1
TIMING REGISTER 1 (TR17–TR10)
(Address (SR4–SR0) = 08H)
Timing Register 1 is a 8-bit-wide register.
Figure 44 shows the various operations under the control of
Timing Register 1. This register can be read from as well writ-
ten to. This register can be used to adjust the width and position
of the master mode timing signals.
TR1 BIT DESCRIPTION
HSYNC
Width (TR11–TR10)
These bits adjust the
HSYNC
pulsewidth.
HSYNC
to
VSYNC
/FIELD Delay Control (TR13–TR12)
These bits adjust the position of the
HSYNC
output relative to
the FIELD/
VSYNC
output.
HSYNC
to FIELD Delay Control (TR15–TR14)
When the ADV7170/ADV7171 is in timing mode 1, these bits
adjust the position of the
HSYNC
output relative to the FIELD
output rising edge.
VSYNC
Width (TR15–TR14)
When the ADV7170/ADV7171 is configured in Timing Mode
2, these bits adjust the
VSYNC
pulsewidth.
HSYNC
to Pixel Data Adjust (TR17–TR16)
This enables the
HSYNC
to be adjusted with respect to the
pixel data. This allows the Cr and Cb components to be
swapped. This adjustment is available in both master and slave
timing modes.
相關PDF資料
PDF描述
ADV7170KS Digital PAL/NTSC Video Encoder with 10-Bit SSAF⑩ and Advanced Power Management
ADV7170SU Digital PAL/NTSC Video Encoder with 10-Bit SSAF⑩ and Advanced Power Management
ADV7171KS Digital PAL/NTSC Video Encoder with 10-Bit SSAF⑩ and Advanced Power Management
ADV7171SU Digital PAL/NTSC Video Encoder with 10-Bit SSAF⑩ and Advanced Power Management
ADV7171* Digital PAL/NTSC Video Encoder with 10-Bit SSAF and Advanced Power Management
相關代理商/技術參數
參數描述
ADV71707911 制造商:LG Corporation 功能描述:FRAME ASSEMBLY
ADV7170KS 制造商:AD 制造商全稱:Analog Devices 功能描述:Digital PAL/NTSC Video Encoder with 10-Bit SSAF⑩ and Advanced Power Management
ADV7170KSUZ 制造商:AD 制造商全稱:Analog Devices 功能描述:Digital PAL/NTSC Video Encoder
ADV7170KSUZ-REEL 制造商:AD 制造商全稱:Analog Devices 功能描述:Digital PAL/NTSC Video Encoder
ADV7170KSZ 制造商:AD 制造商全稱:Analog Devices 功能描述:Digital PAL/NTSC Video Encoder
主站蜘蛛池模板: 英吉沙县| 澄江县| 广宁县| 平潭县| 鄂托克旗| 皮山县| 河西区| 阿图什市| 应用必备| 北宁市| 井冈山市| 确山县| 珲春市| 伊春市| 平乐县| 灵石县| 汨罗市| 卓尼县| 邢台县| 会同县| 锡林浩特市| 厦门市| 石城县| 巴东县| 鹰潭市| 上栗县| 梅河口市| 新民市| 大方县| 城固县| 乌恰县| 江北区| 云浮市| 全椒县| 邯郸县| 遂溪县| 鸡西市| 清流县| 天长市| 桓仁| 桐乡市|