- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374046 > ADV7178 (Analog Devices, Inc.) Integrated Digital CCIR-601 to PAL/NTSC Video Encoder PDF資料下載
參數(shù)資料
| 型號： | ADV7178 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Integrated Digital CCIR-601 to PAL/NTSC Video Encoder |
| 中文描述： | 綜合數(shù)字無線電咨詢委員會，601到PAL / NTSC制式視頻編碼器 |
| 文件頁數(shù)： | 7/38頁 |
| 文件大小： | 280K |
| 代理商： | ADV7178 |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁
–7–
REV. 0
ADV7177/ADV7178
3.3 V TIMING SPECIFICATIONS
(V
AA
= +3.0 V–3.6 V
1
, V
REF
= 1.235 V, R
SET
= 300
V
. All specifications T
MIN
to T
MAX2
unless
otherwise noted.)
Parameter
MPU PORT
3, 4
SCLOCK Frequency
SCLOCK High Pulsewidth, t
1
SCLOCK Low Pulsewidth, t
2
Hold Time (Start Condition), t
3
Setup Time (Start Condition), t
4
Data Setup Time, t
5
SDATA, SCLOCK Rise Time, t
6
SDATA, SCLOCK Fall Time, t
7
Setup Time (Stop Condition), t
8
ANALOG OUTPUTS
3, 5
Analog Output Delay
DAC Analog Output Skew
Conditions
Min
Typ
Max
Units
0
4.0
4.7
4.0
4.7
250
100
kHz
μ
s
μ
s
μ
s
μ
s
ns
μ
s
ns
μ
s
After This Period the First Clock Is Generated
Repeated for Start Condition
1
300
4.7
7
0
ns
ns
CLOCK CONTROL
AND PIXEL PORT
3, 4, 6
f
CLOCK
Clock High Time, t
9
Clock Low Time, t
10
Data Setup Time, t
11
Data Hold Time, t
12
Control Setup Time, t
11
Control Hold Time, t
12
Digital Output Access Time, t
13
Digital Output Hold Time, t
14
Pipeline Delay, t
15
RESET CONTROL
3, 4
RESET
Low Time
27
MHz
ns
ns
ns
ns
ns
ns
ns
ns
Clock Cycles
8
8
3.5
4
4
3
24
4
37
6
ns
INTERNAL CLOCK CONTROL
Clock/2 Rise Time, t
16
Clock/2 Fall Time, t
17
OSD TIMING
4
OSD Setup Time, t
18
OSD Hold Time, t
19
10
10
ns
ns
10
2
ns
ns
NOTES
1
The max/min specifications are guaranteed over this range.
2
Temperature range T
MIN
to T
MAX
: 0
°
C to +70
°
C.
3
TTL input values are 0 to 3 volts, with input rise/fall times
≤
3 ns, measured between the 10% and 90% points. Timing reference points at 50% for inputs and
outputs. Analog output load
≤
10 pF.
4
Guaranteed by characterization.
5
Output delay measured from the 50% point of the rising edge of CLOCK to the 50% point of full-scale transition.
6
Pixel Port consists of the following:
Pixel Inputs:
P15–P0
Pixel Controls:
HSYNC
, FIELD/
VSYNC
,
BLANK
Clock Input:
CLOCK
Specifications subject to change without notice.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADV7178KS | Integrated Digital CCIR-601 to PAL/NTSC Video Encoder |
| ADV7180 | 10-Bit, 4 x Oversampling SDTV Video Decoder |
| ADV7180BCPZ | 10-Bit, 4 x Oversampling SDTV Video Decoder |
| ADV7180BSTZ | 10-Bit, 4 x Oversampling SDTV Video Decoder |
| ADV7181 | Multiformat SDTV Video Decoder |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADV7178KS | 制造商:Analog Devices 功能描述: |
| ADV7178KS-REEL | 制造商:Analog Devices 功能描述: |
| ADV7179 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Chip Scale PAL/NTSC Video Encoder with Advanced Power Management |
| ADV7179BCP | 制造商:Analog Devices 功能描述:Video Encoder 3DAC 10-Bit 40-Pin LFCSP EP 制造商:Analog Devices 功能描述:IC VIDEO ENCODER |
| ADV7179BCP1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Chip Scale PAL/NTSC Video Encoder with Advanced Power Management |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。