- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374046 > ADV7179KCP (ANALOG DEVICES INC) Chip Scale PAL/NTSC Video Encoder with Advanced Power Management PDF資料下載
參數(shù)資料
| 型號： | ADV7179KCP |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 顏色信號轉(zhuǎn)換 |
| 英文描述： | Chip Scale PAL/NTSC Video Encoder with Advanced Power Management |
| 中文描述： | COLOR SIGNAL ENCODER, QCC40 |
| 封裝： | 6 X 6 MM, MO-220VJJD-2, LFCSP-40 |
| 文件頁數(shù)： | 34/52頁 |
| 文件大小： | 488K |
| 代理商： | ADV7179KCP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁當(dāng)前第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
ADV7174/ADV7179
TIMING MODE REGISTER 1 (TR1)
Bits:
TR17–TR10
Address:
SR4–SR0 = 08H
Rev. A | Page 34 of 52
Timing Register 1 is an 8-bit-wide register. Figure 44 shows the various operations under the control of Timing Register 1. This register
can be read from as well written to. This register can be used to adjust the width and position of the master mode timing signals.
TR11
TR10
TR17
TR12
TR13
TR15
TR16
TR14
HSYNC TO PIXEL
DATA ADJUST
TR17 TR16
0
0
1
1
0
×
T
PCLK
1
×
T
PCLK
2
×
T
PCLK
3
×
T
PCLK
1
×
T
PCLK
4
×
T
PCLK
16
×
T
PCLK
128
×
T
PCLK
0
×
T
PCLK
4
×
T
PCLK
8
×
T
PCLK
16
×
T
PCLK
1
×
T
PCLK
4
×
T
PCLK
16
×
T
PCLK
128
×
T
PCLK
0
1
0
1
HSYNC TO
FIELD/VSYNC DELAY
TR13 TR12
0
0
1
1
0
1
0
1
HSYNC WIDTH
0
0
1
1
0
1
0
1
TR11 TR10
HSYNC TO FIELD
RISING EDGE DELAY
(MODE 1 ONLY)
x
x
T
B
T
B
+ 32
μ
s
0
1
TR15 TR14
T
C
T
A
T
B
VSYNC WIDTH
(MODE 2 ONLY)
TR15 TR14
0
0
1
1
0
1
0
1
LINE 313
LINE 314
LINE 1
TIMING MODE 1 (MASTER/PAL)
HSYNC
FIELD/VSYNC
T
B
T
A
T
C
0
Figure 44. Timing Register 1
Table 16. TR1 Bit Description
Bit Name
HSYNC Width
HSYNC to FIELD/VSYNC
Delay
HSYNC to FIELD Rising
Edge Delay
VSYNC Width
Bit No.
TR11–TR10
TR13–TR12
Description
These bits adjust the HSYNC pulse width.
These bits adjust the position of the HSYNC output relative to the FIELD/VSYNC output.
TR15–TR14
When the ADV7174/ADV7179 is in Timing Mode 1, these bits adjust the position of the HSYNC
output relative to the FIELD output rising edge.
When the ADV7174/ADV7179 is configured in Timing Mode 2, these bits adjust the VSYNC
pulse width.
This enables the HSYNC to be adjusted with respect to the pixel data. This allows the Cr and Cb
components to be swapped. This adjustment is available in both master and slave timing modes.
TR15–TR14
HSYNC to Pixel Data Adjust
TR17–TR16
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADV7179KCP-REEL | Chip Scale PAL/NTSC Video Encoder with Advanced Power Management |
| ADV7175A | High Quality, 10-Bit, Digital CCIR-601 to PAL/NTSC Video Encoder |
| ADV7175AKS | High Quality, 10-Bit, Digital CCIR-601 to PAL/NTSC Video Encoder |
| ADV7176A | High Quality, 10-Bit, Digital CCIR-601 to PAL/NTSC Video Encoder |
| ADV7176AKS | High Quality, 10-Bit, Digital CCIR-601 to PAL/NTSC Video Encoder |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADV7179KCP1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Chip Scale PAL/NTSC Video Encoder with Advanced Power Management |
| ADV7179KCP-REEL | 制造商:Analog Devices 功能描述:Video Encoder 3DAC 10-Bit 40-Pin LFCSP EP T/R 制造商:Rochester Electronics LLC 功能描述:CHIP SCALE NTSC/PAL VID ENCODER APM I.C. - Tape and Reel |
| ADV7179KCP-REEL1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Chip Scale PAL/NTSC Video Encoder with Advanced Power Management |
| ADV7179KCPZ | 功能描述:IC ENCODER VID NTSC/PAL 40LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器，解碼器，轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標(biāo)準(zhǔn)包裝:1 系列:- 類型:編碼器 應(yīng)用:DVB-S.2 系統(tǒng) 電壓 - 電源，模擬:- 電壓 - 電源，數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應(yīng)商設(shè)備封裝:模塊 包裝:散裝 其它名稱:Q4645799 |
| ADV7179KCPZ2 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Chip Scale PAL/NTSC Video Encoder with Advanced Power Management |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。