- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄374047 > ADV7192 (Analog Devices, Inc.) Video Encoder with Six 10-Bit DACs, 54 MHz Oversampling and Progressive Scan Inputs PDF資料下載
參數(shù)資料
| 型號(hào)： | ADV7192 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Video Encoder with Six 10-Bit DACs, 54 MHz Oversampling and Progressive Scan Inputs |
| 中文描述： | 視頻編碼器與六10位DAC，54兆赫采樣和逐行掃描輸入 |
| 文件頁(yè)數(shù)： | 21/69頁(yè) |
| 文件大小： | 664K |
| 代理商： | ADV7192 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)當(dāng)前第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)
ADV7192
–
21
–
REV. 0
XXXXXXX
XXXXXXX
XXXXXXX
XXXXXXX
XXXXXXX
XXXXXXX
XXXXXXX
OFF
0
DIGITAL TIMING SIGNALS SUPPRESSED
TIMING ACTIVE
1
VALID VIDEO
VALID VIDEO
VALID VIDEO
BLACK VALUE
BLACK VALUE WITH SYNC
RESET
DAC D,
DAC E
DAC F
DAC A,
DAC B,
DAC C
MR26
PIXEL_DATA_VALID
DIGITAL TIMING
Figure 37.
RESET
Sequence Timing Diagram
COMPOSITE
VIDEO
e.g., VCR
OR CABLE
M
U
X
HSYNC
VSYNC
CLOCK
GREEN/COMPOSITE/Y
BLUE/LUMA/U
RED/CHROMA/V
GREEN/COMPOSITE/Y
BLUE/LUMA/U
RED/CHROMA/V
ADV7192
P7
–
P0
SCRESET/RTC/TR
MPEG
DECODER
VIDEO
DECODER
ADV7185
LCC1
P19
–
P12
H/L TRANSITION
COUNT START
LOW
128
RTC
TIME SLOT: 01
14
67 68
NOT USED IN
ADV7192
19
VALID
SAMPLE
INVALID
SAMPLE
F
SC
PLL INCREMENT
1
8/LINE
LOCKED CLOCK
5 BITS
RESERVED
SEQUENCE
BIT
2
RESET
BIT
3
RESERVED
4 BITS
RESERVED
21
0
13
14 BITS
RESERVED
0
NOTES:
1
F
PLL INCREMENT IS 22 BITS LONG, VALUE LOADED INTO ADV7192 FSC DDS REGISTER IS F
PLL INCREMENTS
BITS 21:0 PLUS BITS 0:9 OF SUBCARRIER FREQUENCY REGISTERS. ALL ZEROS SHOULD BE WRITTEN TO THE
SUBCARRIER FREQUENCY REGISTERS OF THE ADV7192.
2
SEQUENCE BIT
PAL: 0 = LINE NORMAL, 1 = LINE INVERTED
NTSC: 0 = NO CHANGE
3
RESET BIT
RESET ADV7192
’
s DDS
GLL
Figure 38. RTC Timing and Connections
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADV7194KST | Professional Extended-10⑩ Video Encoder with 54 MHz Oversampling |
| ADV7194 | Professional Extended-10⑩ Video Encoder with 54 MHz Oversampling |
| ADV7202 | Simultaneous Sampling Video Rate Codec |
| ADV7300A | Multiformat SD, Progressive Scan/HDTV Video Encoder with Six NSV⑩ 12-Bit DACs |
| ADV7300AKST | Multiformat SD, Progressive Scan/HDTV Video Encoder with Six NSV⑩ 12-Bit DACs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADV7192KST | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Video Encoder with Six 10-Bit DACs, 54 MHz Oversampling and Progressive Scan Inputs |
| ADV7194 | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Professional Extended-10⑩ Video Encoder with 54 MHz Oversampling |
| ADV7194KST | 制造商:Analog Devices 功能描述:Video Encoder 6DAC 10-Bit 80-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:PROFESSIONAL/HDTV NTSC/PAL ENCODER I.C. - Bulk 制造商:Analog Devices 功能描述:IC VIDEO ENCODER |
| ADV7194KSTZ | 功能描述:IC ENCODER VIDEO EXT-10 80-LQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 編碼器，解碼器，轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標(biāo)準(zhǔn)包裝:1 系列:- 類(lèi)型:編碼器 應(yīng)用:DVB-S.2 系統(tǒng) 電壓 - 電源，模擬:- 電壓 - 電源，數(shù)字:- 安裝類(lèi)型:- 封裝/外殼:模塊 供應(yīng)商設(shè)備封裝:模塊 包裝:散裝 其它名稱(chēng):Q4645799 |
| ADV7194KSTZ | 制造商:Analog Devices 功能描述:TV / Video IC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。