- 您現在的位置：買賣IC網 > PDF目錄374047 > ADV7312 (Analog Devices, Inc.) Multiformat 11-Bit HDTV Video Encoder PDF資料下載
參數資料
| 型號： | ADV7312 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Multiformat 11-Bit HDTV Video Encoder |
| 中文描述： | 多格式11位高清晰度電視視頻編碼器 |
| 文件頁數： | 47/84頁 |
| 文件大小： | 975K |
| 代理商： | ADV7312 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁當前第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁
REV. 0
ADV7312
–47–
PROGRAMMABLE DAC GAIN CONTROL
DACs A, B, and C are controlled by REG 0A.
DACs D, E, and F are controlled by REG 0B.
The I
2
C control registers will adjust the output signal gain up or
down from its absolute level.
CASE B
700mV
300mV
NEGATIVE GAIN PROGRAMMED IN
DAC OUTPUT LEVEL REGISTERS,
SUBADDRESS 0Ah, 0Bh
CASE A
GAIN PROGRAMMED IN DAC OUTPUT LEVEL
REGISTERS, SUBADDRESS 0Ah, 0Bh
700mV
300mV
Figure 39. Programmable DAC Gain—Positive and
Negative Gain
In case A, the video output signal is gained. The absolute level
of the sync tip and blanking level both increase with respect to
the reference video output signal. The overall gain of the signal
is increased from the reference signal.
In case B, the video output signal is reduced. The absolute level
of the sync tip and blanking level both decrease with respect to
the reference video output signal. The overall gain of the signal
is reduced from the reference signal.
The range of this feature is specified for
±
7.5% of the nominal
output from the DACs. For example, if the output current of
the DAC is 4.33 mA, the DAC tune feature can change this
output current from 4.008 mA (–7.5%) to 4.658 mA (+7.5%).
The reset value of the vid_out_ctrl registers is 00h
→
nominal
DAC output current. The following table is an example of how
the output current of the DACs varies for a nominal 4.33 mA
output current.
Table XI.
DAC
Current
(mA)
Reg 0Ah or 0Bh
% Gain
0100 0000 (40h)
0011 1111 (3Fh)
0011 1110 (3Eh)
...
...
0000 0010 (02h)
0000 0001 (01h)
0000 0000 (00h)
4.658
4.653
4.648
...
...
4.43
4.38
4.33
7.5000%
7.3820%
7.3640%
...
...
0.0360%
0.0180%
0.0000%
(I
2
C Reset Value,
Nominal)
1111 1111 (FFh)
1111 1110 (FEh)
...
...
1100 0010 (C2h)
1100 0001 (C1h)
1100 0000 (C0h)
4.25
4.23
...
...
4.018
4.013
4.008
–0.0180%
–0.0360%
...
...
–7.3640%
–7.3820%
–7.5000%
相關PDF資料 |
PDF描述 |
|---|---|
| ADV7312KST | Multiformat 11-Bit HDTV Video Encoder |
| ADV7320KSTZ | Multiformat 216 MHz Video Encoder with Six NSV 12-Bit DACs |
| ADV7320 | Multiformat 216 MHz Video Encoder with Six NSV 12-Bit DACs |
| ADV7321 | Multiformat 216 MHz Video Encoder with Six NSV 12-Bit DACs |
| ADV7321KSTZ | Multiformat 216 MHz Video Encoder with Six NSV 12-Bit DACs |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ADV7312KST | 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat 11-Bit HDTV Video Encoder |
| ADV7314 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat 216 MHz Video Encoder with Six NSV 14-Bit DACs |
| ADV7314KST | 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat 216 MHz Video Encoder with Six NSV 14-Bit DACs |
| ADV73186702 | 制造商:LG Corporation 功能描述:FRAME ASSEMBLY,DOOR |
| ADV73186703 | 制造商:LG Corporation 功能描述:FRAME ASSEMBLY,DOOR |
發布緊急采購，3分鐘左右您將得到回復。