欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào): ADV7320KSTZ
廠商: ANALOG DEVICES INC
元件分類: 顏色信號(hào)轉(zhuǎn)換
英文描述: Multiformat 216 MHz Video Encoder with Six NSV 12-Bit DACs
中文描述: COLOR SIGNAL ENCODER, PQFP64
封裝: LEAD FREE, PLASTIC, MS-026BCD, LQFP-64
文件頁數(shù): 25/88頁
文件大小: 1002K
代理商: ADV7320KSTZ
ADV7320/ADV7321
REGISTER ACCESS
The MPU can write to or read from all registers of the
ADV7320/ADV7321 except the subaddress registers, which are
write only registers. The subaddress register determines which
register the next read or write operation will access. All
communication with the part through the bus starts with an
access to the subaddress register. A read/write operation is then
performed from/to the target address, which increments to the
next address until a stop command is performed on the bus.
Rev. 0 | Page 25 of 88
REGISTER PROGRAMMING
The following tables describe the functionality of each register.
All registers can be read from as well as written to, unless
otherwise stated.
SUBADDRESS REGISTER (SR7 TO SR0)
The communication register is an 8-bit write only register. After
the encoder’s bus is accessed and a read/write operation is
selected, the subaddress is set up. The subaddress register
determines to or from which register the operation takes place.
Table 7. Registers 0x00 to 0x01
SR7–
SR0
0x00
Register
Power
Mode
Register
Bit Description
Sleep Mode. With this
control enabled, the
current consumption is
reduced to μA level. All
DACs and the internal PLL
cct are disabled. I
2
C
registers can be read from
and written to in sleep
mode.
PLL and Oversampling
Control. This control
allows the internal PLL cct
to be powered down and
the oversampling to be
switched off.
DAC F: Power On/Off.
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
0
1
Register Setting
Sleep mode off.
Sleep mode on.
Reg. Reset
Values
(Shaded)
0xFC
0
1
PLL on.
PLL off.
0
1
0
1
0
1
0
1
0
1
0
1
0
DAC F off.
DAC F on.
DAC E off.
DAC E on.
DAC D off.
DAC D on.
DAC C off.
DAC C on.
DAC B off.
DAC B on.
DAC A off.
DAC A on.
Reserved.
DAC E: Power On/Off.
DAC D: Power On/Off.
DAC C: Power On/Off.
DAC B: Power On/Off.
DAC A: Power On/Off.
Reserved.
0
Cb clocked upon rising
edge.
Y clocked upon rising
edge.
Must be set if the phase
delay between the two
input clocks is <9.25 ns
or >27.75 ns.
SD input only.
PS input only.
HDTV input only.
SD and PS (20-bit).
SD and PS (10-bit).
SD and HDTV (SD
oversampled).
SD and HDTV (HDTV
oversampled).
PS only (at 54 MHz).
Allows data to be
applied to data ports in
various configurations
(SD feature only).
Clock Edge.
1
Only for PS
interleaved
input at 27 MHz.
Reserved.
Clock Align.
0
1
0
Only if two
input clocks are
used.
0
0
0
0
1
1
0
0
1
1
0
0
0
1
0
1
0
1
0x38
1
1
0
Input Mode.
0
1
1
1
0x01
Mode
Select
Register
Y/C/S Bus Swap.
1
See Table 21.
相關(guān)PDF資料
PDF描述
ADV7320 Multiformat 216 MHz Video Encoder with Six NSV 12-Bit DACs
ADV7321 Multiformat 216 MHz Video Encoder with Six NSV 12-Bit DACs
ADV7321KSTZ Multiformat 216 MHz Video Encoder with Six NSV 12-Bit DACs
ADV7324 Multiformat 216 MHz Video Encoder with Six NSV 14-Bit DACs
ADV7324KSTZ Multiformat 216 MHz Video Encoder with Six NSV 14-Bit DACs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADV7321 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat 216 MHz Video Encoder with Six NSV 12-Bit DACs
ADV7321KST 制造商:Analog Devices 功能描述:VID ENCODER 6DAC 12-BIT 64LQFP - Bulk
ADV7321KSTZ 功能描述:IC VID ENC 6-12BIT DAC'S 64LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器,解碼器,轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標(biāo)準(zhǔn)包裝:1 系列:- 類型:編碼器 應(yīng)用:DVB-S.2 系統(tǒng) 電壓 - 電源,模擬:- 電壓 - 電源,數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應(yīng)商設(shè)備封裝:模塊 包裝:散裝 其它名稱:Q4645799
ADV7322 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat 11-Bit HDTV Video Encoder
ADV73225709 制造商:LG Corporation 功能描述:Frame Assembly
主站蜘蛛池模板: 个旧市| 通化市| 建昌县| 和静县| 巨鹿县| 林口县| 桑植县| 嘉荫县| 靖边县| 那曲县| 万载县| 本溪市| 固安县| 绿春县| 玉屏| 上蔡县| 陵川县| 九龙坡区| 乾安县| 莱州市| 陵水| 三亚市| 桐柏县| 稻城县| 金平| 怀来县| 平潭县| 宿州市| 南宫市| 石河子市| 顺昌县| 时尚| 天祝| 揭阳市| 栾川县| 溧水县| 马公市| 潼南县| 榆社县| 金堂县| 陇西县|