- 您現在的位置：買賣IC網 > PDF目錄374047 > ADV7320KSTZ (ANALOG DEVICES INC) Multiformat 216 MHz Video Encoder with Six NSV 12-Bit DACs PDF資料下載
參數資料
| 型號： | ADV7320KSTZ |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 顏色信號轉換 |
| 英文描述： | Multiformat 216 MHz Video Encoder with Six NSV 12-Bit DACs |
| 中文描述： | COLOR SIGNAL ENCODER, PQFP64 |
| 封裝： | LEAD FREE, PLASTIC, MS-026BCD, LQFP-64 |
| 文件頁數： | 53/88頁 |
| 文件大小： | 1002K |
| 代理商： | ADV7320KSTZ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁當前第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁
ADV7320/ADV7321
PROGRAMMABLE DAC GAIN CONTROL
DACs A, B, and C are controlled by REG 0A.
Rev. 0 | Page 53 of 88
DACs D, E, and F are controlled by REG 0B.
The I
2
C control registers will adjust the output signal gain up or
down from its absolute level.
CASE B
700mV
300mV
NEGATIVE GAIN PROGRAMMED IN
DAC OUTPUT LEVEL REGISTERS,
SUBADDRESS 0x0A, 0x0B
CASE A
GAIN PROGRAMMED IN DAC OUTPUT LEVEL
REGISTERS, SUBADDRESS 0x0A, 0x0B
700mV
300mV
0
Figure 70. Programmable DAC Gain—Positive and Negative Gain
In case A, the video output signal is gained. The absolute level
of the sync tip and blanking level both increase with respect to
the reference video output signal. The overall gain of the signal
is increased from the reference signal.
In case B, the video output signal is reduced. The absolute level
of the sync tip and blanking level both decrease with respect to
the reference video output signal. The overall gain of the signal
is reduced from the reference signal.
The range of this feature is specified for ±7.5% of the nominal
output from the DACs. For example, if the output current of the
DAC is 4.33 mA, the DAC tune feature can change this output
current from 4.008 mA (7.5%) to 4.658 mA (+7.5%).
The reset value of the vid_out_ctrl registers is 0x00; therefore,
nominal DAC current is output. The following table is an
example of how the output current of the DACs varies for a
nominal 4.33 mA output current.
Table 33. DAC Gain Control
Reg 0x0A or
0x0B
0100 0000 (0x40)
0011 1111 (0x3F)
0011 1110 (0x3E)
...
...
0000 0010 (0x02)
0000 0001 (0x01)
0000 0000 (0x00)
DAC
Current
(mA)
4.658
4.653
4.648
...
...
4.43
4.38
4.33
% Gain
7.5000%
7.3820%
7.3640%
...
...
0.0360%
0.0180%
0.0000%
Note
(I
2
C Reset Value,
Nominal)
1111 1111 (0xFF)
1111 1110 (0xFE)
...
...
1100 0010 (0xC2)
1100 0001 (0xC1)
1100 0000 (0xC0)
4.25
4.23
...
...
4.018
4.013
4.008
0.0180%
0.0360%
...
...
7.3640%
7.3820%
7.5000%
GAMMA CORRECTION
[Subaddresses 0x24 to 0x37 for HD,
Subaddresses 0x66 to 0x79 for SD]
Gamma correction is available for SD and HD video. For each
standard, there are twenty 8-bit-wide registers. They are used to
program the Gamma Correction Curves A and B. HD Gamma
Curve A is programmed at Addresses 0x24 to 0x2D, and HD
Gamma Curve B is programmed at 0x2E to 0x7. SD Gamma
Curve A is programmed at Addresses 0x66 to 0x6F, and SD
Gamma Curve B is programmed at Addresses 0x70 to 0x79.
Generally gamma correction is applied to compensate for the
nonlinear relationship between signal input and brightness level
output (as perceived on the CRT). It can also be applied
wherever nonlinear processing is used.
Gamma correction uses the function
(
)
γ
=
IN
OUT
Signal
Signal
where γ = gamma power factor.
Gamma correction is performed on the luma data only. The
user may choose either of two curves, Curve A or Curve B. At
any one time, only one of these curves can be used.
The response of the curve is programmed at 10 predefined
locations. In changing the values at these locations, the gamma
curve can be modified. Between these points, linear interpolation
is used to generate intermediate values. Considering the curve
to have a total length of 256 points, the 10 locations are at 24,
32, 48, 64, 80, 96, 128, 160, 192, and 224. Locations 0, 16, 240,
and 255 are fixed and cannot be changed.
相關PDF資料 |
PDF描述 |
|---|---|
| ADV7320 | Multiformat 216 MHz Video Encoder with Six NSV 12-Bit DACs |
| ADV7321 | Multiformat 216 MHz Video Encoder with Six NSV 12-Bit DACs |
| ADV7321KSTZ | Multiformat 216 MHz Video Encoder with Six NSV 12-Bit DACs |
| ADV7324 | Multiformat 216 MHz Video Encoder with Six NSV 14-Bit DACs |
| ADV7324KSTZ | Multiformat 216 MHz Video Encoder with Six NSV 14-Bit DACs |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ADV7321 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat 216 MHz Video Encoder with Six NSV 12-Bit DACs |
| ADV7321KST | 制造商:Analog Devices 功能描述:VID ENCODER 6DAC 12-BIT 64LQFP - Bulk |
| ADV7321KSTZ | 功能描述:IC VID ENC 6-12BIT DAC'S 64LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器，解碼器，轉換器 系列:- 產品變化通告:Development Systems Discontinuation 26/Apr/2011 標準包裝:1 系列:- 類型:編碼器 應用:DVB-S.2 系統 電壓 - 電源，模擬:- 電壓 - 電源，數字:- 安裝類型:- 封裝/外殼:模塊 供應商設備封裝:模塊 包裝:散裝 其它名稱:Q4645799 |
| ADV7322 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat 11-Bit HDTV Video Encoder |
| ADV73225709 | 制造商:LG Corporation 功能描述:Frame Assembly |
發布緊急采購，3分鐘左右您將得到回復。