- 您現在的位置：買賣IC網 > PDF目錄374047 > ADV7341 (Analog Devices, Inc.) Multiformat Video Encoder, Six 12-Bit Noise Shaped Video㈢ DACS PDF資料下載
參數資料
| 型號： | ADV7341 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Multiformat Video Encoder, Six 12-Bit Noise Shaped Video㈢ DACS |
| 中文描述： | 多格式視頻編碼器，6個12位噪聲整形視頻㈢交叉連接系統 |
| 文件頁數： | 65/88頁 |
| 文件大小： | 1066K |
| 代理商： | ADV7341 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁當前第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁
ADV7340/ADV7341
LOW POWER MODE
Subaddress 0x0D, Bits[2:0]
For power sensitive applications, the ADV7340/ADV7341
support an Analog Devices, Inc. proprietary low power mode of
operation on DAC 1, DAC 2, and DAC 3. To utilize this low
power mode, these DACs must be operating in full-drive mode
(R
SET
= 510 Ω, R
L
= 37.5 Ω). Low power mode is not available in
low drive mode (R
SET
= 4.12 kΩ, R
L
= 300 Ω). Low power mode
can be independently enabled or disabled on DAC 1, DAC 2, and
DAC 3 using Subaddress 0x0D, Bits[2:0]. Low power mode is
disabled by default on each DAC.
In low power mode, DAC current consumption is content
dependent. On a typical video stream, it can be reduced by as
much as 40%. For applications requiring the highest possible video
performance, low power mode should be disabled.
CABLE DETECTION
Subaddress 0x10
The ADV7340/ADV7341 include an Analog Devices, Inc.
proprietary cable detection feature.
The cable detection feature is available on DAC 1 and DAC 2,
while operating in full-drive mode (R
SET1
= 510 Ω, R
L1
= 37.5 Ω,
assuming a connected cable). The feature is not available in low
drive mode (R
SET
= 4.12 kΩ, R
L
= 300 Ω). For a DAC to be
monitored, the DAC must be powered up in Subaddress 0x00.
The cable detection feature can be used with all SD, ED, and
HD video standards. It is available for all output configurations,
that is, CVBS, YC, YPrPb, and RGB output configurations.
For CVBS/YC output configurations, both DAC 1 and DAC 2
are monitored, that is, the CVBS and YC luma outputs are
monitored. For YPrPb and RGB output configurations, only
DAC 1 is monitored, that is, the luma or green output is
monitored.
Once per frame, the ADV7340/ADV7341 monitor DAC 1
and/or DAC 2, updating Subaddress 0x10, Bit 0 and Bit 1,
respectively. If a cable is detected on one of the DACs, the
relevant bit is set to 0. If not, the bit is set to 1.
DAC AUTO POWER-DOWN
Subaddress 0x10, Bit 4
For power sensitive applications, a DAC auto power-down feature
can be enabled using Subaddress 0x10, Bit 4. This feature is only
available when the cable detection feature is enabled.
Rev. 0 | Page 65 of 88
With this feature enabled, the cable detection circuitry monitors
DAC 1 and/or DAC 2 once per frame. If they are unconnected,
some or all of the DACs automatically power down. Which
DAC or DACs are powered down depends on the selected
output configuration.
For CVBS/YC output configurations, if DAC 1 is unconnected,
only DAC 1 powers down. If DAC 2 is unconnected, DAC 2 and
DAC 3 power down.
For YPrPb and RGB output configurations, if DAC 1 is
unconnected, all three DACs power down. DAC 2 is not
monitored for YPrPb and RGB output configurations.
Once per frame, DAC 1 and/or DAC 2 are monitored. If a cable
is detected, the appropriate DAC or DACs remain powered up
for the duration of the frame. If no cable is detected, the
appropriate DAC or DACs power down until the next frame
when the process is repeated.
PIXEL AND CONTROL PORT READBACK
Subaddress 0x12 to Subaddress 0x16
The ADV7340/ADV7341 support the readback of most digital
inputs via the I
2
C/SPI MPU port. This feature is useful for
board-level connectivity testing with upstream devices.
The pixel port (S[9:0], Y[9:0], and C[9:0]), the control port
(S_HSYNC, S_VSYNC, P_HSYNC, P_VSYNC and P_BLANK),
and the SFL/MISO pin are available for readback via the MPU
port. The readback registers are located at Subaddress 0x12 to
Subaddress 0x16.
When using this feature, a clock signal should be applied to
the CLKIN_A pin in order to register the levels applied to the
input pins.
RESET MECHANISM
Subaddress 0x17, Bit 1
The ADV7340/ADV7341 have a software reset accessible via
the I
2
C/SPI MPU port. A software reset is activated by writing
a 1 to Subaddress 0x17, Bit 1. This resets all registers to their
default values. This bit is self-clearing, that is, after a 1 has been
written to the bit, the bit automatically returns to 0.
When operating in SPI mode, a software reset does not cause
the device to revert to I
2
C mode. For this to occur, the
ADV7340/ADV7341 need to be powered down.
The ADV7340/ADV7341 include a power-on reset (POR)
circuit to ensure correct operation after power-up.
相關PDF資料 |
PDF描述 |
|---|---|
| ADV7341BSTZ | Multiformat Video Encoder, Six 12-Bit Noise Shaped Video㈢ DACS |
| ADV7341EBZ | Multiformat Video Encoder, Six 12-Bit Noise Shaped Video㈢ DACS |
| ADV7343BSTZ | Multiformat Video Encoder Six, 11-Bit, 297 MHz DACs |
| ADV7342 | Multiformat Video Encoder Six, 11-Bit, 297 MHz DACs |
| ADV7342BSTZ | Multiformat Video Encoder Six, 11-Bit, 297 MHz DACs |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ADV7341BSTZ | 制造商:Analog Devices 功能描述:Video Encoder 6DAC 12-Bit 64-Pin LQFP Tray 制造商:Analog Devices 功能描述:MULTI-FORMAT VIDEO ENCODER SIX 12-BIT NOISE SHAPED VIDEO DAC - Bulk |
| ADV7341EBZ | 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat Video Encoder, Six 12-Bit Noise Shaped Video㈢ DACS |
| ADV7342 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat Video Encoder Six, 11-Bit, 297 MHz DACs |
| ADV7342BSTZ | 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat Video Encoder Six, 11-Bit, 297 MHz DACs |
| ADV7343 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat Video Encoder Six, 11-Bit, 297 MHz DACs |
發布緊急采購，3分鐘左右您將得到回復。