- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379669 > AN231E04 (Electronic Theatre Controls, Inc.) Dynamically Reconfigurable dpASP PDF資料下載
參數(shù)資料
| 型號(hào)： | AN231E04 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Dynamically Reconfigurable dpASP |
| 中文描述： | 動(dòng)態(tài)可重構(gòu)dpASP |
| 文件頁數(shù)： | 11/24頁 |
| 文件大小： | 445K |
| 代理商： | AN231E04 |
AN231E04 Datasheet – Dynamically Reconfigurable dpASP
DS231000-U001d
- 11 -
effective output impedance. The
OpAmp is designed to drive all
internal nodes,
Unity gain mode.
Unity gain mode.
Output Load, External
Output Load, External
Noise Figure
Signal-To Noise Ratio and
Distortion
Spurious Free Dynamic Range
Rload
Cload
NF
1
-
-
-
-
-
Kohm
pF
μV/
√
Hz
100
-
0.16
SINAD
-
97
-
dB
SFDR
-
96
-
dB
Unity gain mode.
1.5.3
Parameter
IO Cell, Sample and Hold Mode
Symbol
Vina
Vdiffina
Min
Typ
Max
Unit
Comment
Input Range
See analog input above
VosI
-
3
18
mV
Non auto-null differential opamp
offset
3
Auto-null differential opamp offset
3
With auto-null active. From -40°C
to 125°C
Generally limited by aliasing to half
Sample and Hold clock.
d.c.
R=1/Cf equivalent
Switched capacitances
0dBu input, 1KHz, Noise summed
from 20Hz to 22KHz
0dBu input, 1KHz, Noise summed
from 20Hz to 22KHz
0dBu input, 1KHz
Equivalent Input Offset Voltage
VosAZ
-
500
1000
uV
Offset Voltage Temperature
Coefficient
Input Frequency
VoffsettcAZ
-
4
-
μV/°C
Fain
0
-
2
MHz
Power Supply Rejection Ratio
Common Mode Rejection Ratio
Input Resistance
Input Capacitance
Input Referred Noise Figure
PSRR
CMRR
Rin
Cin
60
60
10
-
-
-
-
-
-
dB
dB
Mohm
pF
8.0
NF
-
0.16
-
μV/
√
Hz
Signal-to Noise Ratio and
Distortion
Spurious Free Dynamic Range
SINAD
-
84
-
dB
SFDR
-
90
-
dB
1.5.4
Parameter
Chopper Amplifier Cell
Symbol
Vina
Vdiffina
Ginamp
GA 0dB
GA10dB
GA20dB
GA30dB
GA40dB
Min
Typ
Max
Unit
Comment
Usable input range will be reduced
by the effective gain setting
4
Software selected
0dB setting, 1KHz test signal.
10dB setting, 1KHz test signal.
20dB setting, 1KHz test signal.
30dB setting, 1KHz test signal.
40dB setting, 1KHz test signal.
Intrinsic differential opamp offset
Differential opamp offset, auto-
nulled, NOT chopped.
Differential opamp offset, auto-
nulled and chopped.
With auto-null and chopping active.
From -40°C to 125°C
Generally 10x slower than clock,
application dependent.
Input Range
See analog input above
-
Gain
Gain Accuracy
0dB
-
-
-
-
-
-
-
60dB
5
5
5
5
5
-
%
%
%
%
%
Equivalent Input Offset Voltage
VosI
-
0.5
14
mV
Equivalent Input Offset Voltage
VosAZ1
-
250
500
uV
Equivalent Input Offset Voltage
VosAZ2
-
25
100
uV
Offset Voltage Temperature
Coefficient
VoffsettcAZ
-
15
TBD
μV/°C
Input Frequency
3
The sample and hold offset varies from phase1 to phase2. This is an average of both values
4
To avoid clipping the maximum input range should be divided by the chopper gain
Fain
0
-
-
KHz
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AN231E04-E2-QFNSP | Dynamically Reconfigurable dpASP |
| AN231E04-E2-QFNTR | Dynamically Reconfigurable dpASP |
| AN231E04-E2-QFNTY | Dynamically Reconfigurable dpASP |
| AN231K04-DVLP3 | Dynamically Reconfigurable dpASP |
| AN321 | AND / NOR circuit providing the logical function |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AN231E04-E2-QFNSP | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Dynamically Reconfigurable dpASP |
| AN231E04-E2-QFNTR | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Dynamically Reconfigurable dpASP |
| AN231E04-E2-QFNTY | 制造商:Anadigm 功能描述:Analog Signal Processor 44-Pin QFN EP Tray |
| AN231K04-DVLP3 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Dynamically Reconfigurable dpASP |
| AN232 | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:Low Frequency Magnetic Transmitter Design |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。