- 您現在的位置：買賣IC網 > PDF目錄366588 > AT333S24 (POSEICO SPA) PHASE CONTROL THYRISTOR PDF資料下載
參數資料
| 型號： | AT333S24 |
| 廠商： | POSEICO SPA |
| 英文描述： | PHASE CONTROL THYRISTOR |
| 中文描述： | 相位控制晶閘管 |
| 文件頁數： | 1/4頁 |
| 文件大小： | 43K |
| 代理商： | AT333S24 |
PHASE CONTROL THYRISTOR
AT333
Repetitive voltage up to
Mean on-state current
Surge current
2400
V
660
A
7.5
kA
FINAL SPECIFICATION
apr 97 - ISSUE : 01
Symbol
Characteristic
Conditions
Tj
[°C]
Value
Unit
BLOCKING
V
RRM
Repetitive peak reverse voltage
125
2400
V
V
RSM
Non-repetitive peak reverse voltage
125
2500
V
V
DRM
Repetitive peak off-state voltage
125
2400
V
I
RRM
Repetitive peak reverse current
V=VRRM
125
50
mA
I
DRM
CONDUCTING
I
T (AV)
Repetitive peak off-state current
V=VDRM
125
50
mA
Mean on-state current
180° sin, 50 Hz, Th=55°C, double side cooled
660
A
I
T (AV)
Mean on-state current
180° sin, 50 Hz, Tc=85°C, double side cooled
580
A
I
TSM
Surge on-state current
sine wave, 10 ms
125
7.5
kA
I2 t
I2 t
without reverse voltage
281 x1E3
A2s
V
T
On-state voltage
On-state current =
1650 A
25
2.16
V
V
T(TO)
Threshold voltage
125
0.95
V
r
T
On-state slope resistance
SWITCHING
di/dt
Critical rate of rise of on-state current, min.
125
0.720
mohm
From 75% VDRM up to 860A, gate 10V 5ohm
125
200
A/μs
dv/dt
Critical rate of rise of off-state voltage, min.
Linear ramp up to 70% of VDRM
125
500
V/μs
td
Gate controlled delay time, typical
VD=100V, gate source 10V, 10 ohm , tr=.5 μs
25
2
μs
tq
Circuit commutated turn-off time, typical
dV/dt = 20 V/μs linear up to 75% VDRM
250
μs
Q rr
Reverse recovery charge
di/dt=-20 A/μs, I= 560 A
125
μC
I rr
Peak reverse recovery current
VR= 50 V
A
I
H
Holding current, typical
VD=5V, gate open circuit
25
300
mA
I
L
Latching current, typical
VD=5V, tp=30μs
25
100
mA
GATE
V
GT
Gate trigger voltage
VD=5V
25
3.5
V
I
GT
Gate trigger current
VD=5V
25
300
mA
V
GD
Non-trigger gate voltage, min.
VD=VDRM
125
0.25
V
V
FGM
Peak gate voltage (forward)
30
V
I
FGM
Peak gate current
10
A
V
RGM
Peak gate voltage (reverse)
5
V
P
GM
Peak gate power dissipation
Pulse width 100 μs
150
W
P
G
Average gate power dissipation
MOUNTING
R
th(j-h)
Thermal impedance, DC
2
W
Junction to heatsink, double side cooled
50
°C/kW
R
th(c-h)
Thermal impedance
Case to heatsink, double side cooled
15
°C/kW
T
j
F
Operating junction temperature
Mounting force
Mass
-30 / 125
8.0 / 9.0
85
°C
kN
g
ORDERING INFORMATION : AT333 S 24
standard specification
VDRM&VRRM/100
Via N. Lorenzi 8 - I 16152 GENOVA - ITALY
Tel. int. +39/(0)10 6556549 - (0)10 6556488
Fax Int. +39/(0)10 6442510
Tx 270318 ANSUSE I -
ANSALDO
Ansaldo Trasporti s.p.a.
Unita' Semiconduttori
相關PDF資料 |
PDF描述 |
|---|---|
| AT405 | ER 47C 24#16 22#12 1#8 PIN |
| AT405S12 | ER 47C 24#16 22#12 1#8 SKT REC |
| AT503 | PHASE CONTROL THYRISTOR |
| AT503S16 | PHASE CONTROL THYRISTOR |
| AT505 | PHASE CONTROL THYRISTOR |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AT336SAT-7IN-TSCREEN | |
| AT337 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| AT-337 | 制造商:MA-COM 制造商全稱:M/A-COM Technology Solutions, Inc. 功能描述:Voltage Variable Absorptive Attenuator DC - 2 GHz |
| AT-337PIN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog Attenuator |
| AT339 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
發布緊急采購，3分鐘左右您將得到回復。