- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379698 > ATT3020-100J44I (Electronic Theatre Controls, Inc.) Field-Programmable Gate Arrays PDF資料下載
參數(shù)資料
| 型號(hào)： | ATT3020-100J44I |
| 廠商： | Electronic Theatre Controls, Inc. |
| 元件分類： | FPGA |
| 英文描述： | Field-Programmable Gate Arrays |
| 中文描述： | 現(xiàn)場(chǎng)可編程門陣列 |
| 文件頁(yè)數(shù)： | 20/80頁(yè) |
| 文件大小： | 528K |
| 代理商： | ATT3020-100J44I |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)當(dāng)前第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)
Data Sheet
February 1997
ATT3000 Series Field-Programmable Gate Arrays
20
Lucent Technologies Inc.
Configuration
(continued)
Note: The length count produced by the bit stream generation program = [(40-bit preamble + sum of program data + 1 per daisy-chain device)
rounded up to a multiple of 8] – (2
≤
K
≤
4), where K is a function of DONE and
RESET
timing selected. An additional 8 is added if the
roundup increment is less than K. K additional clocks are needed to complete start-up after length count is reached.
* The configuration data consists of a composite 40-bit preamble/length count, followed by one or more concatenated FPGA programs,
separated by 4-bit postambles. An additional final postamble bit is added for each slave device, and the result rounded up to byte boundary.
The length count is two less than the number of resulting bits. Timing of the assertion of DONE and termination of the internal RESET may
each be programmed to occur one cycle before or after the I/O outputs become active.
Figure 20. FPGA Configuration and Start-Up
Table 3. ATT3000 Device Configuration Data
Device
ATT3020
ATT3030
ATT3042
ATT3064
ATT3090
Gates
CLBs
(row x column)
IOBs
Flip-flops
Bits-per-frame
(with 1 start/3 stop)
Frames
Program Data =
Bits
*
Frames + 4
(excludes header)
PROM Size (bits) =
Program Data
+ 40-bit Headers
1500
64
(8 x 8)
64
256
75
2000
100
(10 x 10)
80
360
92
3000
144
(12 x 12)
96
480
108
4500
224
(16 x 14)
120
688
140
6000
320
(20 x 16)
144
928
172
197
14779
241
22176
285
30784
329
46064
373
64160
14819
22216
30824
46104
64200
PREAMBLE
LENGTH COUNT
12
24
75
STOP
DATA FRAME
START
START
4
3
LAST FRAME
4
POSTAMBLE
3
STOP
LENGTH COUNT*
WEAK PULL-UP
PROG
INTERNAL RESET
I/O ACTIVE
DONE
DOUT LEAD DEVICE
HIGH
1/2 CLOCK CYCLE
DELAY FROM DATA INPUT
DATA
3
5-3111(F)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ATT3020-100J68I | Field-Programmable Gate Arrays |
| ATT3020-100J84I | Field-Programmable Gate Arrays |
| ATT3020-100M132I | Field-Programmable Gate Arrays |
| ATT3020-100M44I | Field-Programmable Gate Arrays |
| ATT3020-100M68I | Field-Programmable Gate Arrays |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ATT3020-100J68I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Gate Arrays |
| ATT3020-100J84I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Gate Arrays |
| ATT3020-100M132I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Gate Arrays |
| ATT3020-100M44I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Gate Arrays |
| ATT3020100M68 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。