- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄379696 > ATT3020-50T44I (Electronic Theatre Controls, Inc.) Field-Programmable Gate Arrays PDF資料下載
參數(shù)資料
| 型號(hào)： | ATT3020-50T44I |
| 廠(chǎng)商： | Electronic Theatre Controls, Inc. |
| 元件分類(lèi)： | FPGA |
| 英文描述： | Field-Programmable Gate Arrays |
| 中文描述： | 現(xiàn)場(chǎng)可編程門(mén)陣列 |
| 文件頁(yè)數(shù)： | 8/80頁(yè) |
| 文件大小： | 528K |
| 代理商： | ATT3020-50T44I |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)當(dāng)前第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)
Data Sheet
February 1997
ATT3000 Series Field-Programmable Gate Arrays
8
Lucent Technologies Inc.
Configurable Logic Block
(continued)
5A. Combinatorial Logic Option 1
generates two functions of four
variables each. One variable, A, must be common to both func-
tions. The second and third variables can be any choice among
B, C, Qx, and Qy. The fourth variable can be either D or E.
5B. Combinatorial Logic Option 2
generates any function of five
variables: A, D, E, and two choices among B, C, Qx, Qy.
5C. Combinatorial Logic Option 3
allows variable E to select
between two functions of four variables: both have common
inputs, A and D, and any choice among B, C, Qx, and Qy for
the remaining two variables. Option 3 can then implement
some functions of six or seven variables.
Figure 5. Combinatorial Logic Diagram
Figure 6 shows a modulo 8 binary counter with parallel
enable. It uses one CLB of each type. The partial func-
tions of six or seven variables are implemented by
using the input variable (.e) to dynamically select
between two functions of four different variables. For
the two functions of four variables each, the indepen-
dent results (F and G) may be used as data inputs to
either flip-flop or logic block output. For the single func-
tion of five variables and merged functions of six or
seven variables, the F and G outputs are identical.
Symmetry of the F and G functions and the flip-flops
allows the interchange of CLB outputs to optimize
routing efficiencies of the networks interconnecting
the logic and IOBs.
Figure 6. C8BCP Macro
A
B
C
D
E
QX
QY
ANY FUNCTION
OF UP TO 4
VARIABLES
F
ANY FUNCTION
OF UP TO 4
VARIABLES
G
QY
QX
A
B
C
D
E
ANY FUNCTION
OF 5
VARIABLES
A
B
C
D
E
QX
QY
F
G
A
B
C
D
QX
QY
A
B
C
D
E
QX
QY
F
G
ANY FUNCTION
OF UP TO 4
VARIABLES
ANY FUNCTION
OF UP TO 4
VARIABLES
M
U
X
5A
5B
5C
5-3104(F)
CLOCK
ENABLE
PARALLEL
ENABLE
CLOCK
TERMINAL
COUNT
D0
Q0
D
Q
Q1
D1
D2
Q2
D
Q
FUNCTION OF 6 VARIABLES
D
Q
FUNCTION OF 5 VARIABLES
DUAL FUNCTION OF
4 VARIABLES
5-3105(F)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ATT3020-50T68I | Field-Programmable Gate Arrays |
| ATT3020-50T84I | Field-Programmable Gate Arrays |
| ATT3020-70H132I | Field-Programmable Gate Arrays |
| ATT3020-70H44I | Field-Programmable Gate Arrays |
| ATT3020-70H68I | Field-Programmable Gate Arrays |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ATT3020-50T68I | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:Field-Programmable Gate Arrays |
| ATT3020-50T84I | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:Field-Programmable Gate Arrays |
| ATT3020-5J100I | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:Field Programmable Gate Array (FPGA) |
| ATT3020-5M68I | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:Field Programmable Gate Array (FPGA) |
| ATT3020-5M84I | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:Field Programmable Gate Array (FPGA) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。