欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào)： ATT3020-70M84I
廠商： Electronic Theatre Controls, Inc.
元件分類(lèi)： FPGA
英文描述： Field-Programmable Gate Arrays
中文描述： 現(xiàn)場(chǎng)可編程門(mén)陣列
文件頁(yè)數(shù)： 29/80頁(yè)
文件大小： 528K
代理商： ATT3020-70M84I
Data Sheet
February 1997
ATT3000 Series Field-Programmable Gate Arrays
Lucent Technologies Inc.
29
Performance
Device Performance
The high performance of the FPGA is due in part to the
manufacturing process, which is similar to that used for
high-speed CMOS static memories. Performance can
be measured in terms of minimum propagation times
for logic elements. The parameter which traditionally
describes the overall performance of a gate array is the
toggle frequency of a flip-flop. The configuration for
determining the toggle performance of the FPGA is
shown in Figure 26. The flip-flop output Q is fed back
through the combinatorial logic as Q to form the toggle
flip-flop.
Figure 26. Toggle Flip-Flop
FPGA performance is determined by the timing of
critical paths, including both the fixed timing for the
logic and storage elements in that path, and the timing
associated with the routing of the network. Examples
of internal worst-case timing are included in the
performance data to allow the user to make the best
use of the capabilities of the device. The
ORCA
Foundry Development System timing calculator or
ORCA
Foundry-generated simulation models should
be used to calculate worst-case paths by using actual
impedance and loading information.
Figure 27 shows a variety of elements which are
involved in determining system performance. Table 20
gives the parameter values for the different speed
grades. Actual measurement of internal timing is not
practical, and often only the sum of component
timing is relevant as in the case of input to output. The
relationship between input and output timing is arbi-
trary, and only the total determines performance.
Timing components of internal functions may be deter-
mined by the measurement of differences at the pins of
the package. A synchronous logic function which
involves a clock to block-output and a block-input to
clock setup is capable of higher-speed operation than a
logic configuration of two synchronous blocks with an
extra combinatorial block level between them. System
clock rates to 60% of the toggle frequency are practical
for logic in which an extra combinatorial level is located
between synchronized blocks. This allows implementa-
tion of functions of up to 25 variables. The use of the
wired-AND is also available for wide, high-speed
functions.
CLOCK
D Q
5-3117(F)
Figure 27. Examples of Primary Block Speed Factors
CLOCK
LOGIC
LOGIC
CLB
CLB
CLB
(K)
(K)
IOB
PAD
T
CKO
T
ILO
T
ICK
T
OP
CLOCK TO
OUTPUT
COMBINATORIAL
SETUP
IOB
T
PID
T
OKOP
T
CKO
PAD
5-3118(F)
相關(guān)PDF資料
PDF描述
ATT3020-70S132I Field-Programmable Gate Arrays
ATT3020-70S44I Field-Programmable Gate Arrays
ATT3020-70S68I Field-Programmable Gate Arrays
ATT3030-125M44I Field-Programmable Gate Arrays
ATT3030-125M68I Field-Programmable Gate Arrays
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ATT3020-70N100 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Field Programmable Gate Array (FPGA)
ATT3020-70N100M 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Field Programmable Gate Array (FPGA)
ATT3020-70R84M 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Field Programmable Gate Array (FPGA)
ATT3020-70S132I 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Field-Programmable Gate Arrays
ATT3020-70S44I 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Field-Programmable Gate Arrays
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*
主站蜘蛛池模板： 红安县| 招远市| 上饶市| 阿鲁科尔沁旗| 瓮安县| 万山特区| 淳安县| 台南县| 南汇区| 高州市| 苍梧县| 乌兰察布市| 旌德县| 黎川县| 扎鲁特旗| 治多县| 衡阳县| 左权县| 龙泉市| 蒙阴县| 东兴市| 通河县| 融水| 聂拉木县| 高阳县| 平陆县| 黄骅市| 金川县| 绥滨县| 确山县| 门头沟区| 信阳市| 枞阳县| 阜南县| 科技| 运城市| 博乐市| 峨边| 顺昌县| 鄂托克前旗| 平原县|