- 您現在的位置：買賣IC網 > PDF目錄379699 > ATT3030 (Electronic Theatre Controls, Inc.) Field-Programmable Gate Arrays PDF資料下載
參數資料
| 型號： | ATT3030 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 元件分類： | FPGA |
| 英文描述： | Field-Programmable Gate Arrays |
| 中文描述： | 現場可編程門陣列 |
| 文件頁數： | 20/80頁 |
| 文件大小： | 528K |
| 代理商： | ATT3030 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁
Data Sheet
February 1997
ATT3000 Series Field-Programmable Gate Arrays
20
Lucent Technologies Inc.
Configuration
(continued)
Note: The length count produced by the bit stream generation program = [(40-bit preamble + sum of program data + 1 per daisy-chain device)
rounded up to a multiple of 8] – (2
≤
K
≤
4), where K is a function of DONE and
RESET
timing selected. An additional 8 is added if the
roundup increment is less than K. K additional clocks are needed to complete start-up after length count is reached.
* The configuration data consists of a composite 40-bit preamble/length count, followed by one or more concatenated FPGA programs,
separated by 4-bit postambles. An additional final postamble bit is added for each slave device, and the result rounded up to byte boundary.
The length count is two less than the number of resulting bits. Timing of the assertion of DONE and termination of the internal RESET may
each be programmed to occur one cycle before or after the I/O outputs become active.
Figure 20. FPGA Configuration and Start-Up
Table 3. ATT3000 Device Configuration Data
Device
ATT3020
ATT3030
ATT3042
ATT3064
ATT3090
Gates
CLBs
(row x column)
IOBs
Flip-flops
Bits-per-frame
(with 1 start/3 stop)
Frames
Program Data =
Bits
*
Frames + 4
(excludes header)
PROM Size (bits) =
Program Data
+ 40-bit Headers
1500
64
(8 x 8)
64
256
75
2000
100
(10 x 10)
80
360
92
3000
144
(12 x 12)
96
480
108
4500
224
(16 x 14)
120
688
140
6000
320
(20 x 16)
144
928
172
197
14779
241
22176
285
30784
329
46064
373
64160
14819
22216
30824
46104
64200
PREAMBLE
LENGTH COUNT
12
24
75
STOP
DATA FRAME
START
START
4
3
LAST FRAME
4
POSTAMBLE
3
STOP
LENGTH COUNT*
WEAK PULL-UP
PROG
INTERNAL RESET
I/O ACTIVE
DONE
DOUT LEAD DEVICE
HIGH
1/2 CLOCK CYCLE
DELAY FROM DATA INPUT
DATA
3
5-3111(F)
相關PDF資料 |
PDF描述 |
|---|---|
| ATT3030-100H132I | Field-Programmable Gate Arrays |
| ATT3030-100H44I | Field-Programmable Gate Arrays |
| ATT3030-100H68I | Field-Programmable Gate Arrays |
| ATT3030-100H84I | Field-Programmable Gate Arrays |
| ATT3030-100J132I | Field-Programmable Gate Arrays |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ATT3030-100H132I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Gate Arrays |
| ATT3030-100H44I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Gate Arrays |
| ATT3030-100H68I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Gate Arrays |
| ATT3030-100H84I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Gate Arrays |
| ATT3030-100J100 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA) |
發布緊急采購，3分鐘左右您將得到回復。