- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄379698 > ATT3042-70S68I (Electronic Theatre Controls, Inc.) Field-Programmable Gate Arrays PDF資料下載
參數(shù)資料
| 型號(hào)： | ATT3042-70S68I |
| 廠商： | Electronic Theatre Controls, Inc. |
| 元件分類(lèi)： | FPGA |
| 英文描述： | Field-Programmable Gate Arrays |
| 中文描述： | 現(xiàn)場(chǎng)可編程門(mén)陣列 |
| 文件頁(yè)數(shù)： | 26/80頁(yè) |
| 文件大小： | 528K |
| 代理商： | ATT3042-70S68I |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)當(dāng)前第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)
Data Sheet
February 1997
ATT3000 Series Field-Programmable Gate Arrays
26
Lucent Technologies Inc.
Configuration Modes
(continued)
Daisy Chain
The
ORCA
Foundry for ATT3000 Development System
is used to create a composite configuration bit stream
for selected FPGAs including a preamble, a length
count for the total bit stream, multiple concatenated
data programs, a postamble, plus an additional fill bit
per device in the serial chain. After loading and passing
on the preamble and length count to a possible daisy
chain, a lead device will load its configuration data
frames while providing a high DOUT to possible down-
stream devices as shown in Figure 25. Loading contin-
ues while the lead device has received its configuration
program and the current length count has not reached
the full value. Additional data is passed through the
lead device and appears on the data out (DOUT) pin in
serial form. The lead device also generates the CCLK
to synchronize the serial output data and data in of
downstream FPGAs. Data is read in on DIN of slave
devices by the positive edge of CCLK and shifted out
the DOUT on the negative edge of CCLK. A parallel
master mode device uses its internal timing generator
to produce an internal CCLK of eight times its EPROM
address rate, while a peripheral mode device produces
a burst of eight CCLKs for each chip select and write-
strobe cycle. The internal timing generator continues to
operate for general timing and synchronization of
inputs in all modes.
Figure 25. Master Mode with Daisy-Chained Slave Mode Devices
5-3116(F)
M0 M1PWRDWN
FPGA
MASTER
+5 V
HDC
LDC
OTHER
I/O PINS
RCLK
GENERAL-
PURPOSE
USER I/O
PINS
5 k
M2
A15
A14
A13
A12
A11
A10
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0
8
A10
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0
EPROM
OE
CE
D7
D6
D5
D4
D3
D2
D1
D0
D7
D6
D5
D4
D3
D2
D1
D0
D/P
+5 V
RESET
REPROGRAM
SYSTEM
RESET
OPEN COLLECTOR
M0 M1PWRDWN
+5 V
5 k
HDC
LDC
OTHER
I/O PINS
GENERAL-
PURPOSE
USER I/O
M2
INIT
DIN
CCLK
D/P
RESET
DOUT
M0 M1PWRDWN
+5 V
5 k
HDC
LDC
OTHER
I/O PINS
GENERAL-
PURPOSE
USER I/O
M2
DIN
CCLK
D/P
RESET
DOUT
FPGA
SLAVE #1
FPGA
SLAVE #n
5 k
EACH
+5 V
INIT
CCLK
DOUT
A15
A14
A13
A12
A11
INIT
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ATT3042-70S84I | Field-Programmable Gate Arrays |
| ATT3042-70T132I | Field-Programmable Gate Arrays |
| ATT3042-70T44I | Field-Programmable Gate Arrays |
| ATT3042-70T68I | Field-Programmable Gate Arrays |
| ATT3042-70T84I | Field-Programmable Gate Arrays |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ATT3042-70S84I | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Field-Programmable Gate Arrays |
| ATT3042-70T100I | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Field Programmable Gate Array (FPGA) |
| ATT3042-70T132I | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Field-Programmable Gate Arrays |
| ATT3042-70T144I | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Field Programmable Gate Array (FPGA) |
| ATT3042-70T44I | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Field-Programmable Gate Arrays |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。