- 您現在的位置：買賣IC網 > PDF目錄385106 > B9947CA (CYPRESS SEMICONDUCTOR CORP) 3.3V, 160-MHz, 1:9 Clock Distribution Buffer PDF資料下載
參數資料
| 型號： | B9947CA |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | 時鐘及定時 |
| 英文描述： | 3.3V, 160-MHz, 1:9 Clock Distribution Buffer |
| 中文描述： | 9947 SERIES, LOW SKEW CLOCK DRIVER, 9 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| 封裝： | TQFP-32 |
| 文件頁數： | 1/5頁 |
| 文件大小： | 57K |
| 代理商： | B9947CA |
3.3V, 160-MHz, 1:9 Clock Distribution Buffer
B9947
Cypress Semiconductor Corporation
Document #: 38-07078 Rev. *C
3901 North First Street
San Jose
CA 95134
Revised December 22, 2002
408-943-2600
Product Features
160-MHz Clock Support
LVCMOS/LVTTL Compatible Inputs
9 Clock Outputs: Drive up to 18 Clock Lines
Synchronous Output Enable
Output Three-state Control
350-ps Maximum Output-to-Output Skew
Pin Compatible with MPC947
Industrial Temp. Range: –40°C to +85°C
32-Pin TQFP Package
Description
The B9947 is a low-voltage clock distribution buffer with the
capability to select one of two LVCMOS/LVTTL compatible
clock inputs. The two clock sources can be used to provide for
a test clock as well as the primary system clock. All other con-
trol inputs are LVCMOS/LVTTL compatible. The nine outputs
are 3.3V LVCMOS or LVTTL compatible and can drive two
series terminated 50
transmission lines. With this capability
the B9947 has an effective fanout of 1:18. The outputs can
also be three-stated via the three-state input TS#. Low out-
put-to-output skews make the B9947 an ideal clock distribu-
tion buffer for nested clock trees in the most demanding of
synchronous systems.
The B9947 also provides a synchronous output enable input
for enabling or disabling the output clocks. Since this input is
internally synchronized to the input clock, potential output
glitching or runt pulse generation is eliminated.
B9947
V
V
Q
V
Q
V
Q
V
V
V
Q
V
Q
V
Q
V
VSS
Q3
VDDC
Q4
VSS
Q5
VDDC
VSS
VSS
TCLK_SEL
TCLK0
TCLK1
SYNC_OE
TS#
VDD
VSS
1
2
3
4
5
6
7
8
24
23
22
21
20
19
18
17
9
1
1
1
1
1
1
1
3
3
3
2
2
2
2
2
Block Diagram
Pin Configuration
0
1
TCLK1
TCLK_SEL
SYNC_OE
TS#
VDD
VDDC
9
Q0-Q8
TCLK0
相關PDF資料 |
PDF描述 |
|---|---|
| b9s | 0.5A SURFACE MOUNT GLASS PASSIVATED BRIDGE RECTIFIER |
| BA-3G12UW | green chips, which are made from GaP on GaP substrate. |
| BA-3S12UW | red chips, which are made from GaAlAs on GaAs substrate. |
| BA-3Y12UW | Transformer Design Kit |
| BA-4G7UW | LED LIGHT BAR & BAR GRAPH ARRAYS |
相關代理商/技術參數 |
參數描述 |
|---|---|
| B9948 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:3.3V, 160-MHz, 1:12 Clock Distribution Buffer |
| B9948CA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TWELVE DISTRIBUTED-OUTPUT CLOCK DRIVER|TQFP|32PIN|PLASTIC |
| B9948L | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:2.5V/3.3V, 160-MHz, 1:12 Clock Distribution Buffer |
| B9948LAA | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:2.5V/3.3V, 160-MHz, 1:12 Clock Distribution Buffer |
| B9949 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:3.3V 160-MHz 1:15 Clock Distribution Buffer |
發布緊急采購，3分鐘左右您將得到回復。