- 您現在的位置：買賣IC網 > PDF目錄352782 > CD-700-KAC-NEB-28.704 Phase-Locked Loop PDF資料下載
參數資料
| 型號： | CD-700-KAC-NEB-28.704 |
| 英文描述： | Phase-Locked Loop |
| 中文描述： | 鎖相環 |
| 文件頁數： | 1/14頁 |
| 文件大小： | 141K |
| 代理商： | CD-700-KAC-NEB-28.704 |
Vectron International 166 Glover Avenue, Norwalk CT 06856-5160
Tel:1-88-VECTRON-1
e-mail: vectron@vectron.com
CD-700
Complete VCXO based Phase Lock Loop
Figure 1, CD-700 block diagram
Features
5 x 7.5 x 2 mm, smallest VCXO PLL available
Output Frequencies to 65.536MHz
5.0 or 3.3 Vdc operation
Tri-State Output
Loss of Signal Alarm
VCXO with CMOS outputs
0/70 or –40/85 °C temperature range
Hermetically sealed ceramic SMD package
Applications
Frequency Translation
Clock Smoothing, Clock Switching
NRZ Clock recovery
DSLAM, ADM, ATM, Aggregation, Optical
Switching/Routing, Base Station
Low jitter PLL’s
Description
The VI CD-700 is a user-configurable crystal
based PLL integrated circuit. It includes a digital
phase detector, op-amp, VCXO and additional
integrated functions for use in digital
synchronization applications. Loop filter software
is available as well SPICE models for circuit
simulation.
DATAIN
(5)
CLKIN
(6)
VDD
(14)
HIZ
(12)
GND
(7)
OUT2
(11)
RCLK
(9)
RDATA
(10)
OPP
(15)
LOS
(8)
PHO
(3)
OPN
(2)
OPOUT
(1)
VC
(16)
LOSIN
(4)
OP-Amp
VCXO
OUT1
(13)
Optional
2N Divider
Phase
Detector
and LOS
相關PDF資料 |
PDF描述 |
|---|---|
| CD-700-KAC-NEB-61.440 | Phase-Locked Loop |
| CD-700-KAC-NEB-62.208 | Phase-Locked Loop |
| CD-700-KAC-NEB-62.500 | Phase-Locked Loop |
| CD-700-KAC-NEB-65.536 | Phase-Locked Loop |
| CD-700-KAC-NFB-12.000 | Virtex-5 Multi-Platform FPGAs, Package: 1FF665C |
相關代理商/技術參數 |
參數描述 |
|---|---|
| CD-700-KAC-NEB-30.000 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Phase-Locked Loop |
| CD-700-KAC-NEB-30.720 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Phase-Locked Loop |
| CD-700-KAC-NEB-32.000 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Phase-Locked Loop |
| CD-700-KAC-NEB-32.768 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Phase-Locked Loop |
| CD-700-KAC-NEB-34.368 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Phase-Locked Loop |
發布緊急采購，3分鐘左右您將得到回復。