- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379811 > CD4029BC (Fairchild Semiconductor Corporation) Presettable Binary/Decade Up/Down Counter(可預(yù)置二進(jìn)制/十進(jìn)制加/減計數(shù)器) PDF資料下載
參數(shù)資料
| 型號： | CD4029BC |
| 廠商： | Fairchild Semiconductor Corporation |
| 元件分類： | 通用總線功能 |
| 英文描述： | Presettable Binary/Decade Up/Down Counter(可預(yù)置二進(jìn)制/十進(jìn)制加/減計數(shù)器) |
| 中文描述： | 可預(yù)置二進(jìn)制/十年加/減計數(shù)器（可預(yù)置二進(jìn)制/十進(jìn)制加/減計數(shù)器） |
| 文件頁數(shù)： | 1/8頁 |
| 文件大小： | 94K |
| 代理商： | CD4029BC |
October 1987
Revised January 1999
C
1999 Fairchild Semiconductor Corporation
DS005960.prf
www.fairchildsemi.com
CD4029BC
Presettable Binary/Decade Up/Down Counter
General Description
The CD4029BC is a presettable up/down counter which
counts in either binary or decade mode depending on the
voltage level applied at binary/decade input. When binary/
decade is at logical “1”, the counter counts in binary, other-
wise it counts in decade. Similarly, the counter counts up
when the up/down input is at logical “1” and vice versa.
A logical “1” preset enable signal allows information at the
“jam” inputs to preset the counter to any state asynchro-
nously with the clock. The counter is advanced one count
at the positive-going edge of the clock if the carry in and
preset enable inputs are at logical “0”. Advancement is
inhibited when either or both of these two inputs is at logi-
cal “1”. The carry out signal is normally at logical “1” state
and goes to logical “0” state when the counter reaches its
maximum count in the “up” mode or the minimum count in
the “down” mode provided the carry input is at logical “0”
state.
All inputs are protected against static discharge by diode
clamps to both V
DD
and V
SS
.
Features
I
Wide supply voltage range:
I
High noise immunity:
3V to 15V
0.45 V
DD
(typ.)
I
Low power TTL compatibility:
or 1 driving 74LS
I
Parallel jam inputs
I
Binary or BCD decade up/down counting
fan out of 2 driving 74L
Ordering Code:
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Connection Diagram
Pin Assignments for DIP, SOIC and SOP
Top View
Order Number
CD4029BCWM
CD4029BCSJ
CD4029BCN
Package Number
M16B
M16D
N16E
Package Description
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300” Wide body
16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CD4029BMS | CMOS Presettable Up/Down Counter(CMOS可預(yù)置加/減計數(shù)器) |
| CD4029 | CMOS PRESETTABLE UP/DOWN COUNTER |
| CD4029BH(SMD) | CMOS PRESETTABLE UP/DOWN COUNTER |
| CD4029BE(DIP) | CMOS PRESETTABLE UP/DOWN COUNTER |
| CD4029 | Presettable Binary/Decade Up/Down Counter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CD4029BCN | 功能描述:計數(shù)器 IC Binary/Decade Ctr RoHS:否 制造商:NXP Semiconductors 計數(shù)器類型:Binary Counters 邏輯系列:74LV 位數(shù):10 計數(shù)法: 計數(shù)順序: 工作電源電壓:1 V to 5.5 V 工作溫度范圍:- 40 C to + 125 C 封裝 / 箱體:SOT-109 封裝:Reel |
| CD4029BCSJ | 功能描述:計數(shù)器 IC Binary/Decade Ctr RoHS:否 制造商:NXP Semiconductors 計數(shù)器類型:Binary Counters 邏輯系列:74LV 位數(shù):10 計數(shù)法: 計數(shù)順序: 工作電源電壓:1 V to 5.5 V 工作溫度范圍:- 40 C to + 125 C 封裝 / 箱體:SOT-109 封裝:Reel |
| CD4029BCSJX | 功能描述:計數(shù)器 IC Binary/Decade Ctr RoHS:否 制造商:NXP Semiconductors 計數(shù)器類型:Binary Counters 邏輯系列:74LV 位數(shù):10 計數(shù)法: 計數(shù)順序: 工作電源電壓:1 V to 5.5 V 工作溫度范圍:- 40 C to + 125 C 封裝 / 箱體:SOT-109 封裝:Reel |
| CD4029BCWM | 功能描述:計數(shù)器 IC Binary/Decade Ctr RoHS:否 制造商:NXP Semiconductors 計數(shù)器類型:Binary Counters 邏輯系列:74LV 位數(shù):10 計數(shù)法: 計數(shù)順序: 工作電源電壓:1 V to 5.5 V 工作溫度范圍:- 40 C to + 125 C 封裝 / 箱體:SOT-109 封裝:Reel |
| CD4029BCWMX | 功能描述:計數(shù)器 IC Binary/Decade Ctr RoHS:否 制造商:NXP Semiconductors 計數(shù)器類型:Binary Counters 邏輯系列:74LV 位數(shù):10 計數(shù)法: 計數(shù)順序: 工作電源電壓:1 V to 5.5 V 工作溫度范圍:- 40 C to + 125 C 封裝 / 箱體:SOT-109 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。