- 您現在的位置：買賣IC網 > PDF目錄379825 > CD74HC192PW (Texas Instruments, Inc.) High-Speed CMOS Logic Presettable Synchronous 4-Bit Up/Down Counters PDF資料下載
參數資料
| 型號： | CD74HC192PW |
| 廠商： | Texas Instruments, Inc. |
| 元件分類： | 通用總線功能 |
| 英文描述： | High-Speed CMOS Logic Presettable Synchronous 4-Bit Up/Down Counters |
| 中文描述： | 高速CMOS邏輯預置同步4位向上/向下計數器 |
| 文件頁數： | 1/16頁 |
| 文件大小： | 355K |
| 代理商： | CD74HC192PW |
1
Data sheet acquired from Harris Semiconductor
SCHS163F
Features
Synchronous Counting and Asynchronous
Loading
Two Outputs for N-Bit Cascading
Look-Ahead Carry for High-Speed Counting
Fanout (Over Temperature Range)
- Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads
Wide Operating Temperature Range . . . -55
o
C to 125
o
C
Balanced Propagation Delay and Transition Times
Significant Power Reduction Compared to LSTTL
Logic ICs
HC Types
- 2V to 6V Operation
- High Noise Immunity: N
IL
= 30%, N
IH
= 30% of V
CC
at V
CC
= 5V
HCT Types
- 4.5V to 5.5V Operation
- Direct LSTTL Input Logic Compatibility,
V
IL
= 0.8V (Max), V
IH
= 2V (Min)
- CMOS Input Compatibility, I
l
≤
1
μ
A at V
OL
, V
OH
Description
The ’HC192, ’HC193 and ’HCT193 are asynchronously
presettable BCD Decade and Binary Up/Down synchronous
counters, respectively.
Pinout
CD54HC192, CD54HC193, CD54HCT193 (CERDIP)
CD74HC192 (PDIP, SOP, TSSOP)
CD74HC193 (PDIP, SOIC)
CD74HCT193 (PDIP)
TOP VIEW
Presetting the counter to the number on the preset data inputs
(P0-P3) is accomplished by a LOW asynchronous parallel
load input (PL). The counter is incremented on the low-to-high
transition of the Clock-Up input (and a high level on the Clock-
Down input) and decremented on the low to high transition of
the Clock-Down input (and a high level on the Clock-up input).
A high level on the MR input overrides any other input to clear
the counter to its zero state. The Terminal Count up (carry)
goes low half a clock period before the zero count is reached
and returns to a high level at the zero count. The Terminal
Count Down (borrow) in the count down mode likewise goes
low half a clock period before the maximum count (9 in the
192 and 15 in the 193) and returns to high at the maximum
count. Cascading is effected by connecting the carry and
borrow outputs of a less significant counter to the Clock-Up
and Clock-Down inputs, respectively, of the next most
significant counter.
If a decade counter is preset to an illegal state or assumes an
illegal state when power is applied, it will return to the normal
sequence in one count as shown in state diagram.
14
15
16
9
13
12
11
10
1
2
3
4
5
7
6
8
P1
Q1
Q0
CPD
CPU
Q2
GND
Q3
V
CC
MR
TCD
TCU
PL
P2
P3
P0
Ordering Information
PART NUMBER
TEMP. RANGE
(
o
C)
PACKAGE
CD54HC192F3A
-55 to 125
16 Ld CERDIP
CD54HC193F3A
-55 to 125
16 Ld CERDIP
CD54HCT193F3A
-55 to 125
16 Ld CERDIP
CD74HC192E
-55 to 125
16 Ld PDIP
CD74HC192NSR
-55 to 125
16 Ld SOP
CD74HC192PW
-55 to 125
16 Ld TSSOP
CD74HC192PWR
-55 to 125
16 Ld TSSOP
CD74HC192PWT
-55 to 125
16 Ld TSSOP
CD74HC193E
-55 to 125
16 Ld PDIP
CD74HC193M
-55 to 125
16 Ld SOIC
CD74HC193MT
-55 to 125
16 Ld SOIC
CD74HC193M96
-55 to 125
16 Ld SOIC
CD74HCT193E
-55 to 125
16 Ld PDIP
NOTE: When ordering, use the entire part number. The suffixes 96
and R denote tape and reel. The suffix T denotes a small-quantity
reel of 250.
September 1997 - Revised October 2003
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.
Copyright
2003, Texas Instruments Incorporated
CD54/74HC192,
CD54/74HC193, CD54/74HCT193
High-Speed CMOS Logic
Presettable Synchronous 4-Bit Up/Down Counters
[ /Title
(CD74
HC192
,
CD74
HC193
,
CD74
HCT19
3)
/Sub-
ject
(High
Speed
CMOS
Logic
Preset-
相關PDF資料 |
PDF描述 |
|---|---|
| CD74HC194NSR | High-Speed CMOS Logic 4-Bit Bidirectional Universal Shift Register |
| CD74HC22106 | QMOS 8 x 8 x 1 Crosspoint Switches with Memory Control |
| CD74HC22106E | QMOS 8 x 8 x 1 Crosspoint Switches with Memory Control |
| CD74HC237PW | High-Speed CMOS Logic, 3- to 8-Line Decoder/Demultiplexer with Address Latches |
| CD74HC273SM | High-Speed CMOS Logic Octal D-Type Flip-Flop with Reset |
相關代理商/技術參數 |
參數描述 |
|---|---|
| CD74HC192PWE4 | 功能描述:計數器 IC Hi-Sp CMOS Pre Sync Up/Dwn w/ASync Reset RoHS:否 制造商:NXP Semiconductors 計數器類型:Binary Counters 邏輯系列:74LV 位數:10 計數法: 計數順序: 工作電源電壓:1 V to 5.5 V 工作溫度范圍:- 40 C to + 125 C 封裝 / 箱體:SOT-109 封裝:Reel |
| CD74HC192PWG4 | 功能描述:計數器 IC Hi Sp CMOS Synch BCD Decade Up/Down RoHS:否 制造商:NXP Semiconductors 計數器類型:Binary Counters 邏輯系列:74LV 位數:10 計數法: 計數順序: 工作電源電壓:1 V to 5.5 V 工作溫度范圍:- 40 C to + 125 C 封裝 / 箱體:SOT-109 封裝:Reel |
| CD74HC192PWR | 功能描述:計數器 IC Prest Sync 4bit UpDn RoHS:否 制造商:NXP Semiconductors 計數器類型:Binary Counters 邏輯系列:74LV 位數:10 計數法: 計數順序: 工作電源電壓:1 V to 5.5 V 工作溫度范圍:- 40 C to + 125 C 封裝 / 箱體:SOT-109 封裝:Reel |
| CD74HC192PWRE4 | 功能描述:計數器 IC Hi-Sp CMOS Pre Sync Up/Dwn w/ASync Reset RoHS:否 制造商:NXP Semiconductors 計數器類型:Binary Counters 邏輯系列:74LV 位數:10 計數法: 計數順序: 工作電源電壓:1 V to 5.5 V 工作溫度范圍:- 40 C to + 125 C 封裝 / 箱體:SOT-109 封裝:Reel |
| CD74HC192PWRG4 | 功能描述:計數器 IC Hi Sp CMOS Synch BCD Decade Up/Down RoHS:否 制造商:NXP Semiconductors 計數器類型:Binary Counters 邏輯系列:74LV 位數:10 計數法: 計數順序: 工作電源電壓:1 V to 5.5 V 工作溫度范圍:- 40 C to + 125 C 封裝 / 箱體:SOT-109 封裝:Reel |
發布緊急采購，3分鐘左右您將得到回復。