欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號: CDC9841
廠商: Texas Instruments, Inc.
英文描述: PC MOTHERBOARD CLOCK SYNTHESIZER/DRIVER WITH 3-STATE OUTPUTS
中文描述: PC主板時鐘合成器/ 3驅(qū)動態(tài)輸出
文件頁數(shù): 1/9頁
文件大小: 128K
代理商: CDC9841
CDC9841
PC MOTHERBOARD CLOCK SYNTHESIZER/DRIVER
WITH 3-STATE OUTPUTS
SCAS458D – DECEMBER 1994 – REVISED APRIL 1996
1
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Four CPU Clock Outputs With
Programmable Frequency
(50 MHz, 60 MHz, and 66 MHz)
Six Clock Outputs at Half-CPU Frequency
for PCI
One 24-MHz Clock Output
One 12-MHz Clock Output
Two 14.318-MHz Reference Outputs
All Output Clock Frequencies Derived From
a Single 14.31818-MHz Crystal Input
LVTTL-Compatible Inputs and Outputs
Internal Loop Filters for Phase-Lock Loops
Eliminate the Need for External
Components
Operates at 3.3 V
CC
Distributed V
CC
and Ground Pins Reduce
Switching Noise
Packaged in Plastic Small-Outline Package
description
The CDC9841 is a high-performance clock synthesizer/driver that generates all required clock signals
necessary for a high-performance PC motherboard. The four central processing unit (CPU) clock outputs
(PCLKn) are programmable to one of three frequencies (50 MHz, 60 MHz, or 66 MHz) via the SEL0 and SEL1
control inputs. The six peripheral-component-interconnect (PCI) clock outputs (BCLKn) are half the frequency
of PCLKn and are delayed 1 ns to 4 ns from the rising edge of the CPU clock. In addition, the four fixed-frequency
outputs provide a 24-MHz clock (CLK24), a 12-MHz clock (CLK12), and two buffered copies of the 14.318-MHz
input reference (REF0, REF1).
The CDC9841 generates all output frequencies from a 14.31818-MHz crystal input. A reference clock can be
provided at X1 instead of a crystal input.
Two phase-lock loops (PLLs) generate the CPU clock frequency and the 24-MHz clock frequency. On-chip loop
filters and internal feedback eliminate the need for external components. The PCI and 12-MHz clock
frequencies are derived from the base CPU and 24-MHz clock frequencies, respectively. The PLL circuit can
be bypassed in the TEST mode (i.e., SEL0 = SEL1 = H) to distribute a test clock provided at the X1 input.
Because the CDC9841 is based on PLL circuitry, it requires a stabilization time to achieve phase lock of the PLL.
This stabilization time is required following power up and application of a fixed-frequency, fixed-phase signal
at the X1 input, as well as following any changes to the SELn inputs.
PCLKn and BCLKn provide low-skew/low-jitter clock signals for reliable clock operation. All outputs are 3 state
and are enabled via OE.
Copyright
1996, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
V
CC
X1
X2
GND
OE
PCLK0
PCLK1
V
CC
PCLK2
PCLK3
GND
SEL1
SEL0
V
CC
REF0
REF1
V
CC
CLK12
CLK24
GND
BCLK2
BCLK3
V
CC
BCLK4
BCLK5
GND
BCLK1
BCLK0
DW PACKAGE
(TOP VIEW)
相關(guān)PDF資料
PDF描述
CDC9841DW PC MOTHERBOARD CLOCK SYNTHESIZER/DRIVER WITH 3-STATE OUTPUTS
CDC9841DWR PC MOTHERBOARD CLOCK SYNTHESIZER/DRIVER WITH 3-STATE OUTPUTS
CDC9842 PC Motherboard Clock Sythesizer/Drivers with 3 - State Outputs(PC母板時鐘合成器/驅(qū)動器(三態(tài)輸出))
CDC9843 PC MOTHERBOARD CLOCK SYNTHESIZER/DRIVER WITH 3-STATE OUTPUTS
CDC9843DW PC MOTHERBOARD CLOCK SYNTHESIZER/DRIVER WITH 3-STATE OUTPUTS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CDC9841DW 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述:
CDC9841DWR 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述:
CDC9842DW 制造商:Rochester Electronics LLC 功能描述:- Bulk
CDC9842DWR 制造商:Rochester Electronics LLC 功能描述:- Bulk
CDC9843 制造商:TI 制造商全稱:Texas Instruments 功能描述:PC MOTHERBOARD CLOCK SYNTHESIZER/DRIVER WITH 3-STATE OUTPUTS
主站蜘蛛池模板: 张家港市| 丰台区| 隆尧县| 廊坊市| 金门县| 珠海市| 华蓥市| 上犹县| 佳木斯市| 河北区| 开平市| 辽中县| 探索| 赤壁市| 呼图壁县| 灌阳县| 连山| 东阳市| 中江县| 自贡市| 亚东县| 长海县| 三台县| 茂名市| 江北区| 呼伦贝尔市| 高要市| 博兴县| 松滋市| 修武县| 沐川县| 正阳县| 昌邑市| 阿城市| 屏东市| 修武县| 马边| 内黄县| 秀山| 即墨市| 巍山|