- 您現在的位置：買賣IC網 > PDF目錄379831 > CDCLVP110LQFP (Texas Instruments, Inc.) LOW-VOLTAGE 1:10 LVPECL/HSTL WITH SELECTABLE INPUT CLOCK DRIVER PDF資料下載
參數資料
| 型號： | CDCLVP110LQFP |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | LOW-VOLTAGE 1:10 LVPECL/HSTL WITH SELECTABLE INPUT CLOCK DRIVER |
| 中文描述： | 低壓1:10的LVPECL /具有可選的輸入時鐘驅動器HSTL |
| 文件頁數： | 1/11頁 |
| 文件大小： | 136K |
| 代理商： | CDCLVP110LQFP |
www.ti.com
FEATURES
Distributes One Differential Clock Input Pair
LVPECL/HSTL to 10 Differential LVPECL
Clock Outputs
Fully Compatible With LVECL/LVPECL/HSTL
Single Supply Voltage Required,
±
3.3-V or
±
2.5-V Supply
Selectable Clock Input Through CLK_SEL
Low-Output Skew (Typ 15 ps) for
Clock-Distribution Applications
VBB Reference Voltage Output for
Single-Ended Clocking
Available in a 32-Pin LQFP Package
Frequency Range From DC to 3.5 GHz
Pin-to-Pin Compatible With MC100 Series
EP111, ES6111, LVEP111, PTN1111
DESCRIPTION
The
CDCLVP110
differential clock pair of either LVPECL or HSTL
(selectable) input, (CLK0, CLK1) to ten pairs of
differential LVPECL clock (Q0, Q9) outputs with
minimum
skew
for
clock
CDCLVP110 can accept two clock sources into an
input multiplexer. The CLK0 input accepts either
LVECL/LVPECL input signals, while CLK1 accepts an
HSTL input signal when operated under LVPECL
conditions. The CDCLVP110 is specifically designed
for driving 50-
transmission lines.
The
VBB
reference
voltage
single-ended input operation is required. In this case
the VBB pin should be connected to CLK0 and
bypassed to GND via a 10-nF capacitor.
LQFP PACKAGE
(TOP VIEW)
23 22 21 20 19
1 2
25
26
27
28
29
30
31
32
16
15
14
13
12
11
10
9
V
CC
Q7
Q7
Q8
Q8
Q9
Q9
V
CC
V
CC
Q2
Q2
Q1
Q1
Q0
Q0
V
CC
24
18
3
4
5 6
7
8
17
V
C
C
C
C
V
B
C
C
V
E
Q
Q
Q
Q
Q
Q
Q
Q
CDCLVP110
SCAS683A–JUNE 2002–REVISED AUGUST 2002
LOW-VOLTAGE 1:10 LVPECL/HSTL
WITH SELECTABLE INPUT CLOCK DRIVER
clock
driver
distributes
one
distribution.
The
output
is
used
if
However, for high-speed performance up to 3.5 GHz,
the differential mode is strongly recommended.
The CDCLVP110 is characterized for operation from
-40
°
C to 85
°
C.
FUNCTION TABLE
CLK_SEL
0
1
ACTIVE CLOCK INPUT
CLK0, CLK0
CLK1, CLK1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright 2002, Texas Instruments Incorporated
相關PDF資料 |
PDF描述 |
|---|---|
| CDCU2A877ZQL | 1.8-V PHASE LOCK LOOP CLOCK DRIVER |
| CDCU877AGQL | 1.8V PHASE LOCK LOOP CLOCK DRIVER |
| CDCU877AZQL | 1.8V PHASE LOCK LOOP CLOCK DRIVER |
| CDCU877GQL | 1.8V PHASE LOCK LOOP CLOCK DRIVER |
| CDCU877ZQL | 1.8V PHASE LOCK LOOP CLOCK DRIVER |
相關代理商/技術參數 |
參數描述 |
|---|---|
| CDCLVP110MVFR | 功能描述:時鐘驅動器及分配 1:10 LVPECL/HSTL to LVPECL Clock Driver RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| CDCLVP110MVFRG4 | 功能描述:時鐘驅動器及分配 1:10 LVPECL/HSTL to LVPECL Clock Driver RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| CDCLVP110VF | 功能描述:時鐘驅動器及分配 1:10 CLOCK DRIVER RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| CDCLVP110VFG4 | 功能描述:時鐘驅動器及分配 1:10 CLOCK DRIVER RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| CDCLVP110VFR | 功能描述:時鐘驅動器及分配 1:10 CLOCK DRIVER RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
發布緊急采購，3分鐘左右您將得到回復。