- 您現在的位置：買賣IC網 > PDF目錄380121 > CY2310ANZPVXC-1T (CYPRESS SEMICONDUCTOR CORP) Circular Connector; No. of Contacts:29; Series:MS27508; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:24; Circular Contact Gender:Socket; Circular Shell Style:Box Mount Receptacle RoHS Compliant: No PDF資料下載
參數資料
| 型號： | CY2310ANZPVXC-1T |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | 時鐘及定時 |
| 英文描述： | Circular Connector; No. of Contacts:29; Series:MS27508; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:24; Circular Contact Gender:Socket; Circular Shell Style:Box Mount Receptacle RoHS Compliant: No |
| 中文描述： | 2310 SERIES, LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
| 封裝： | 5.3 MM , LEAD FREE, SSOP-28 |
| 文件頁數： | 1/15頁 |
| 文件大小： | 300K |
| 代理商： | CY2310ANZPVXC-1T |
4K x 8/9 Dual-Port Static RAM
fax id: 5204
CY7C138
CY7C139
Cypress Semiconductor Corporation
3901 North First Street
San Jose
CA 95134
408-943-2600
November 1996
1CY7C139
Features
True Dual-Ported memory cells which allow
simultaneous reads of the same memory location
4K x 8 organization (CY7C138)
4K x 9 organization (CY7C139)
0.65-micron CMOS for optimum speed/power
High-speed access: 15 ns
Low operating power: I
CC
= 160 mA (max.)
Fully asynchronous operation
Automatic power-down
TTL compatible
Expandable data bus to 32/36 bits or more using
Master/Slave chip select when using more than one
device
On-chip arbitration logic
Semaphores included to permit software handshaking
between ports
INT flag for port-to-port communication
Available in 68-pin PLCC
Functional Description
The CY7C138 and CY7C139 are high-speed CMOS 4K x 8
and 4K x 9 dual-port static RAMs. Various arbitration schemes
are included on the CY7C138/9 to handle situations when mul-
tiple processors access the same piece of data. Two ports are
provided permitting independent, asynchronous access for
reads and writes to any location in memory. The CY7C138/9
can be utilized as a standalone 8/9-bit dual-port static RAM or
multiple devices can be combined in order to function as a
16/18-bit or wider master/slave dual-port static RAM. An M/S
pin is provided for implementing 16/18-bit or wider memory
applications without the need for separate master and slave
devices or additional discrete logic. Application areas include
interprocessor/multiprocessor designs, communications sta-
tus buffering, and dual-port video/graphics memory.
Each port has independent control pins: chip enable (CE),
read or write enable (R/W), and output enable (OE). Two flags are
provided on each port (BUSY and INT). BUSY signals that the port is
trying to access the same location currently being accessed by the
other port. The interrupt flag (INT) permits communication between
ports or systems by means of a mail box. The semaphores are used
to pass a flag, or token, from one port to the other to indicate that a
shared resource is in use. The semaphore logic is comprised of eight
shared latches. Only one side can control the latch (semaphore) at
any time. Control of a semaphore indicates that a shared resource is
in use. An automatic power-down feature is controlled independently
on each port by a chip enable (CE) pin or SEM pin.
The CY7C138 and CY7C139 are available in a 68-pin PLCC.
Notes:
1.
2.
BUSY is an output in master mode and an input in slave mode.
Interrupt: push-pull output and requires no pull-up resistor.
C138-1
R/W
L
CE
L
OE
L
A
11L
A
0L
A
0R
A
11R
R/W
R
CE
R
OE
R
I/O
7L
I/O
0L
7R
I/O
0R
INTERRUPT
CONTROL
I/O
CONTROL
I/O
MEMORY
ARRAY
ADDRESS
DECODER
ADDRESS
DECODER
SEM
L
INT
L
SEM
R
INT
R
BUSY
L
BUSY
R
M/S
(7C139)I/O
8L
I/O
8R
(7C139)
LogicBlock Diagram
[2]
[2]
[1, 2]
[1, 2]
R/W
L
CE
L
OE
L
R/W
R
CE
R
OE
R
相關PDF資料 |
PDF描述 |
|---|---|
| CY2314ANZ | 14 Output, 3.3V SDRAM Buffer for Desktop PCs with 3 DIMMs(帶3 DIMM的應用于桌上電腦PC 的3.3V 13輸出SDRAM緩沖器) |
| CY23FP12 | 200-MHz Field Programmable Zero Delay Buffer(200MHz現場可編程零延遲緩沖器) |
| CY23FS04 | TERMINAL STRIP MODEL 154T |
| CY23FS04ZC | Failsafe 2.5V/ 3.3V Zero Delay Buffer |
| CY23FS04ZCT | SOLDERLESS BREAD BRD SNGL 20/PKG |
相關代理商/技術參數 |
參數描述 |
|---|---|
| CY2310ANZPVXI-1 | 功能描述:時鐘緩沖器 3.3V Non Zero Delay SDRAM Buffer RoHS:否 制造商:Texas Instruments 輸出端數量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| CY2310ANZPVXI-1T | 功能描述:時鐘緩沖器 3.3V Non Zero Delay SDRAM Buffer RoHS:否 制造商:Texas Instruments 輸出端數量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| CY2310BNZ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Clocks and Buffers |
| CY2313ANZ | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:13 Output, 3.3V SDRAM Buffer for Desktop PCs with 3 DIMMs |
| CY2313ANZ_07 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:13 Output, 3.3V SDRAM Buffer for Desktop PCs with 3 DIMMs |
發布緊急采購，3分鐘左右您將得到回復。