- 您現在的位置：買賣IC網 > PDF目錄380127 > CY2DP314 (Cypress Semiconductor Corp.) 1 of 2:4 Differential Clock/Data Fanout Buffer PDF資料下載
參數資料
| 型號： | CY2DP314 |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | 1 of 2:4 Differential Clock/Data Fanout Buffer |
| 中文描述： | 1 2:4差分時鐘/數據扇出緩沖器 |
| 文件頁數： | 1/9頁 |
| 文件大小： | 213K |
| 代理商： | CY2DP314 |
1 of 2:4 Differential Clock/Data Fanout Buffer
CY2DP314
Cypress Semiconductor Corporation
Document #: 38-07550 Rev.*E
3901 North First Street
San Jose
,
CA 95134
408-943-2600
Revised September 27, 2004
Features
Four ECL/PECL differential outputs
One ECL/PECL differential or single-ended inputs
(CLKA)
One HSTL differential or single-ended inputs (CLKB)
Hot-swappable/-insertable
50-ps output-to-output skew
150-ps device-to-device skew
400-ps propagation delay (typical)
0.8-ps RMS period jitter (max.)
1.5-GHz operation (2.7-GHz maximum toggle
frequency)
PECL and HSTL mode supply range: V
CC
= 2.5V± 5% to
3.3V±5% with V
EE
= 0V
ECL mode supply range: V
E E
= –2.5V± 5% to –3.3V±5%
with V
CC
= 0V
Industrial temperature range: –40°C to 85°C
20-pin SSOP package
Temperature compensation like 100K ECL
Functional Description
The CY2DP314 is a low-skew, low propagation delay 2-to-4
differential fanout buffer targeted to meet the requirements of
high-performance clock and data distribution applications. The
device is implemented on SiGe technology and has a fully
differential internal architecture that is optimized to achieve
low signal skews at operating frequencies of up to 1.5 GHz (full
swing).
The device features two differential input paths that are multi-
plexed internally. This mux is controlled by the CLK_SEL pin.
The CY2DP314 may function not only as a differential clock
buffer but also as a signal-level translator and fanout on HSTL
or LVCMOS /LVTTL single-ended signal to four ECL/PECL
differential loads.
Since the CY2DP314 introduces negligible jitter to the timing
budget, it is the ideal choice for distributing high frequency,
high precision clocks across back-planes and boards in
communication systems. Furthermore, advanced circuit
design schemes, such as internal temperature compensation,
ensure that the CY2DP314 delivers consistent performance
over various platforms.
Block Diagram
Pin Configuration
20
19
18
17
16
15
14
13
12
11
1
2
3
4
5
6
7
8
9
10
C
20 pin SSOP
VCC
Q0
Q0#
Q1
Q1#
Q2
Q2#
Q3
Q3#
VCC
VCC
NC
VCC
CLK_SEL
CLKA
CLKA#
CLKB
CLKB#
VEE
VCC
Q0
Q0#
Q1
Q1#
Q2
Q2#
Q3
Q3#
VEE
VEE
VCC
CLKA
CLKA#
CLKB
CLKB#
CLK_SEL
VEE
VCC
相關PDF資料 |
PDF描述 |
|---|---|
| CY2DP818ZC | CRIMP SHELLS DB9 MALE |
| CY2DP818ZCT | Computers; Leaded Process Compatible:No; Peak Reflow Compatible (260 C):No RoHS Compliant: No |
| CY2DP818ZI | COMPUTER ACCESSORY |
| CY2DP818ZIT | CRIMP SHELLS DB9 FEMALE |
| CY2DP818 | 1:8 Clock Fanout Buffer(1:8時鐘輸出緩沖器) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| CY2DP314_05 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:1:4 Differential Clock/Data Fanout Buffer |
| CY2DP314OI | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:1:4 Differential Clock/Data Fanout Buffer |
| CY2DP314OIT | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:1:4 Differential Clock/Data Fanout Buffer |
| CY2DP314OXI | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:1 of 2:4 Differential Clock/Data Fanout Buffer |
| CY2DP314OXIT | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:1:4 Differential Clock/Data Fanout Buffer |
發布緊急采購，3分鐘左右您將得到回復。