- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄380166 > CY62148B (Cypress Semiconductor Corp.) 512K x 8 Static RAM PDF資料下載
參數(shù)資料
| 型號(hào)： | CY62148B |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | 512K x 8 Static RAM |
| 中文描述： | 為512k × 8靜態(tài)RAM |
| 文件頁數(shù)： | 1/11頁 |
| 文件大小： | 189K |
| 代理商： | CY62148B |
512K x 8 Static RAM
CY62148B MoBL
Cypress Semiconductor Corporation
Document #: 38-05039 Rev. *B
3901 North First Street
San Jose
CA 95134
408-943-2600
October 8, 2001
Features
4.5V
–
5.5V operation
Low active power
—
Typical active current: 2.5 mA @ f = 1 MHz
—
Typical active current: 12.5 mA @ f = f
max
Low standby current
Automatic power-down when deselected
TTL-compatible inputs and outputs
Easy memory expansion with CE
and OE features
CMOS for optimum speed/power
Functional Description
The CY62148B is a high-performance CMOS static RAM or-
ganized as 512K words by 8 bits. Easy memory expansion is
provided by an active LOW Chip Enable (CE), an active LOW
Output Enable (OE), and three-state drivers. This device has
an automatic power-down feature that reduces power con-
sumption by more than 99% when deselected.
Writing to the device is accomplished by taking Chip Enable
(CE) and Write Enable (WE) inputs LOW. Data on the eight I/O
pins (I/O
0
through I/O
7
) is then written into the location speci-
fied on the address pins (A
0
through A
18
).
Reading from the device is accomplished by taking Chip En-
able (CE) and Output Enable (OE) LOW while forcing Write
Enable (WE) HIGH for read. Under these conditions, the con-
tents of the memory location specified by the address pins will
appear on the I/O pins.
The eight input/output pins (I/O
0
through I/O
7
) are placed in a
high-impedance state when the device is deselected (CE
HIGH), the outputs are disabled (OE HIGH), or during a write
operation (CE LOW, and WE LOW).
The CY62148B is available in a standard 32-pin 450-mil-wide
body width SOIC, 32-pin TSOP II, and 32-pin Reverse TSOP
II packages.
A
1
A
Logic Block Diagram
Pin Configuration
Top View
A
1
A
4
A
5
A
6
A
7
A
12
A
14
A
16
A
17
COLUMN
DECODER
R
S
INPUT BUFFER
POWER
DOWN
WE
OE
I/O
0
I/O
1
I/O
2
I/O
3
512 x 256 x 8
ARRAY
I/O
7
I/O
6
I/O
5
I/O
4
A
0
A
2
A
1
A
3
CE
A
8
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
19
18
20
24
23
22
21
25
28
27
26
29
32
31
30
16
17
A
16
A
14
A
12
A
7
A
6
A
5
A
4
A
3
A
2
A
1
A
0
WE
A
13
A
8
A
9
A
11
V
CC
A
15
A
18
I/O
7
I/O
6
I/O
5
I/O
4
I/O
3
I/O
0
I/O
1
I/O
2
GND
CE
OE
A
10
A
9
A
1
A
1
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
30
31
29
25
26
27
28
24
21
22
23
20
17
18
19
1
32
A
17
I/O
2
I/O
1
I/O
0
A
0
A
1
A
2
A
3
A
4
A
5
A
6
A
7
A
13
WE
A
18
A
15
V
cc
A
12
A
14
A
16
A
8
A
9
TSOP II
SOIC
TSOP II
Top View
Reverse
GND
I/O
3
I/O
4
I/O
6
I/O
7
CE
A
10
I/O
5
OE
A
11
A
17
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY62148BLL-70SC | 512K x 8 Static RAM |
| CY62148BLL-70SI | 512K x 8 Static RAM |
| CY62148BLL-70ZC | 512K x 8 Static RAM |
| CY62148BLL-70ZI | 512K x 8 Static RAM |
| CY62148BLL-70ZRC | 512K x 8 Static RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY62148B_06 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:4-Mbit (512K x 8) Static RAM |
| CY62148BLL-55SC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SRAM |
| CY62148BLL-55SI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SRAM |
| CY62148BLL-55ZC | 制造商:Cypress Semiconductor 功能描述:SLOW 5.0V SUPER LOW POWER 512K X 8 SRAM - Bulk |
| CY62148BLL-55ZCT | 制造商:Cypress Semiconductor 功能描述:SLOW 5.0V SUPER LOW POWER 512K X 8 SRAM - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。