欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào): CY74FCT16374CTPVC
元件分類: 寄存器
英文描述: 16-Bit D-Type Flip-Flop
中文描述: 16位D型觸發(fā)器
文件頁(yè)數(shù): 1/7頁(yè)
文件大小: 102K
代理商: CY74FCT16374CTPVC
CY74FCT823T
9-BIT BUS-INTERFACE REGISTER
SCCS069 – OCTOBER 2001
1
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Function, Pinout, and Drive Compatible
With FCT, F Logic, and AM29823
Reduced V
OH
(Typically = 3.3 V) Version of
Equivalent FCT Functions
Edge-Rate Control Circuitry for
Significantly Improved Noise
Characteristics
I
off
Supports Partial-Power-Down Mode
Operation
Matched Rise and Fall Times
Fully Compatible With TTL Input and
Output Logic Levels
ESD Protection Exceeds JESD 22
– 2000-V Human-Body Model (A114-A)
– 200-V Machine Model (A115-A)
– 1000-V Charged-Device Model (C101)
64-mA Output Sink Current
32-mA Output Source Current
High-Speed Parallel Register With
Positive-Edge-Triggered D-Type Flip-Flops
Buffered Common Clock-Enable (EN) and
Asynchronous-Clear (CLR) Inputs
description
This bus-interface register is designed to eliminate the extra packages required to buffer existing registers and
provide extra data width for wider address/data paths or buses carrying parity. The CY74FCT823T is a
9-bit-wide buffered register with clock-enable (EN) and clear (CLR) inputs that are ideal for parity bus interfacing
in high-performance microprogrammed systems. This device is ideal for use as an output port requiring high
I
OL
/I
OH
.
This device is designed for high-capacitance load drive capability, while providing low-capacitance bus loading
at both inputs and outputs. Outputs are designed for low-capacitance bus loading in the high-impedance state.
This device is fully specified for partial-power-down applications using I
off
. The I
off
circuitry disables the outputs,
preventing damaging current backflow through the device when it is powered down.
PIN DESCRIPTION
NAME
I/O
DESCRIPTION
D
I
D flip-flop data inputs
CLR
I
When CLR is low and OE is low, Q outputs are low. When CLR is high, data can be entered into the register.
CP
O
Clock pulse for the register. Enters data into the register on the low-to-high clock transition.
Y
O
Register 3-state outputs
EN
I
Clock enable. When EN is low, data on the D input is transferred to the Q output on the low-to-high clock transition. When
EN is high, the Q outputs do not change state, regardless of the data or clock input transitions.
OE
I
Output control. When OE is high, the Y outputs are in the high-impedance state. When OE is low, true register data is present
at the Y outputs.
Copyright
2001, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
21
20
19
18
17
16
15
14
13
OE
D
0
D
1
D
2
D
3
D
4
D
5
D
6
D
7
D
8
CLR
GND
V
CC
Y
0
Y
1
Y
2
Y
3
Y
4
Y
5
Y
6
Y
7
Y
8
EN
CP
P, Q, OR SO PACKAGE
(TOP VIEW)
相關(guān)PDF資料
PDF描述
CY74FCT16374CTPVCT 16-Bit D-Type Flip-Flop
CY74FCT16374ETPACT 16-Bit D-Type Flip-Flop
CY74FCT16374ETPVC 16-Bit D-Type Flip-Flop
CY74FCT16823T 18-Bit D-Type Flip-Flops with 3-State Outputs
CY74FCT16827ATPVC Dual 10-Bit Buffer/Driver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY74FCT16374CTPVC/PVCT 制造商:TI 制造商全稱:Texas Instruments 功能描述:16-Bit Registers
CY74FCT16374CTPVCT 功能描述:觸發(fā)器 Auto Cat Sgl 2-Input Positive-NAND Gate RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel
CY74FCT16374ETPAC 制造商:Rochester Electronics LLC 功能描述:- Bulk
CY74FCT16374ETPACT 制造商:Rochester Electronics LLC 功能描述:- Bulk
CY74FCT16374ETPVC 制造商:Rochester Electronics LLC 功能描述:- Bulk
主站蜘蛛池模板: 宁化县| 吉首市| 阿拉善左旗| 莱西市| 板桥市| 法库县| 清苑县| 桐乡市| 绥中县| 库尔勒市| 城口县| 广昌县| 阜新市| 大姚县| 株洲县| 延边| 苍南县| 紫阳县| 舒兰市| 阳新县| 黄陵县| 鄂尔多斯市| 民乐县| 房产| 通州市| 泉州市| 巩义市| 博爱县| 常德市| 徐闻县| 卢氏县| 岳西县| 页游| 扶风县| 通城县| 闽侯县| 黄骅市| 贵南县| 原阳县| 和田县| 万年县|