欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: CY7B9911V-5JXCT
廠商: CYPRESS SEMICONDUCTOR CORP
元件分類: 時鐘及定時
英文描述: High Speed Low Voltage Programmable Skew Clock Buffer
中文描述: 7B SERIES, LOW SKEW CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC32
封裝: LEAD FREE, PLASTIC, LCC-32
文件頁數: 1/14頁
文件大小: 297K
代理商: CY7B9911V-5JXCT
CY7B9911V
3.3V RoboClock+
High Speed Low Voltage Programmable Skew
Clock Buffer
Cypress Semiconductor Corporation
Document Number: 38-07408 Rev. *D
198 Champion Court
San Jose
,
CA 95134-1709
408-943-2600
Revised June 20, 2007
Features
All output pair skew <100 ps typical (250 max)
3.75 to 110 MHz output operation
User selectable output functions
Selectable skew to 18 ns
Inverted and non-inverted
Operation at
1
2
and
1
4
input frequency
Operation at 2x and 4x input frequency (input as low as
3.75 MHz)
Zero input-to-output delay
50% duty cycle outputs
LVTTL outputs drive 50
Ω
terminated lines
Operates from a single 3.3V supply
Low operating current
32-pin PLCC package
Jitter 100 ps (typical)
Functional Description
The CY7B9911V 3.3V RoboClock+ High Speed Low
Voltage Programmable Skew Clock Buffer (LVPSCB) offers
user selectable control over system clock functions. These
multiple output clock drivers provide the system integrator with
functions necessary to optimize the timing of high perfor-
mance computer systems. Each of the eight individual drivers,
arranged in four pairs of user controllable outputs, can drive
terminated transmission lines with impedances as low as 50
Ω
.
They deliver minimal and specified output skews and full swing logic
levels (LVTTL).
Each output is hardwired to one of nine delay or function
configurations. Delay increments of 0.7 to 1.5 ns are deter-
mined by the operating frequency with outputs that can skew
up to ±6 time units from their nominal “zero” skew position. The
completely integrated PLL allows external load and cancels
the transmission line delay effects. When this “zero delay”
capability of the LVPSCB is combined with the selectable
output skew functions, you can create output-to-output delays
of up to ±12 time units.
Divide-by-two and divide-by-four output functions are provided
for additional flexibility in designing complex clock systems.
When combined with the internal PLL, these divide functions
allow distribution of a low frequency clock that are multiplied
by two or four at the clock destination. This facility minimizes
clock distribution difficulty enabling maximum system clock
speed and flexibility.
TEST
FB
REF
VCO AND
TIME UNIT
GENERATOR
FS
SELECT
INPUTS
(THREE
LEVEL)
SKEW
SELECT
MATRIX
4F0
4F1
3F0
3F1
2F0
2F1
1F0
1F1
4Q0
4Q1
3Q0
3Q1
2Q0
2Q1
1Q0
1Q1
FILTER
PHASE
FREQ
DET
Logic Block Diagram
相關PDF資料
PDF描述
CY7B9911V-7JCT High Speed Low Voltage Programmable Skew Clock Buffer
CY7B9911V-7JXC High Speed Low Voltage Programmable Skew Clock Buffer
CY7B9911V-7JXCT High Speed Low Voltage Programmable Skew Clock Buffer
CY7B9911 High-Speed Low-Voltage Programmable Skew Clock Buffer LV-PSCB
CY7B9911V High-Speed Low-Voltage Programmable Skew Clock Buffer LV-PSCB
相關代理商/技術參數
參數描述
CY7B9911V-7JC 制造商:Rochester Electronics LLC 功能描述:- Bulk
CY7B9911V-7JCT 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:High Speed Low Voltage Programmable Skew Clock Buffer
CY7B9911V-7JXC 制造商:Rochester Electronics LLC 功能描述: 制造商:Cypress Semiconductor 功能描述:
CY7B9911V-7JXCT 制造商:Rochester Electronics LLC 功能描述: 制造商:Cypress Semiconductor 功能描述:
CY7B991-2 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Programmable Skew Clock Buffer
主站蜘蛛池模板: 西城区| 禹城市| 廊坊市| 昌平区| 黎平县| 双柏县| 洱源县| 盐亭县| 恭城| 湛江市| 越西县| 甘谷县| 张家口市| 乃东县| 筠连县| 美姑县| 玉山县| 平塘县| 桐乡市| 百色市| 甘孜县| 阿鲁科尔沁旗| 佳木斯市| 巴中市| 江孜县| 元阳县| 曲沃县| 贺州市| 乐至县| 墨玉县| 岳阳市| 正定县| 大庆市| 沂源县| 长垣县| 资兴市| 广德县| 泾川县| 博湖县| 吴桥县| 延寿县|