欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: CY7C1021DV33-12ZSXE
廠商: CYPRESS SEMICONDUCTOR CORP
元件分類: DRAM
英文描述: 1-Mbit (64K x 16) Static RAM
中文描述: 64K X 16 STANDARD SRAM, 12 ns, PDSO44
封裝: LEAD FREE, TSOP2-44
文件頁數: 1/11頁
文件大小: 375K
代理商: CY7C1021DV33-12ZSXE
1-Mbit (64K x 16) Static RAM
CY7C1021DV33
Cypress Semiconductor Corporation
Document #: 38-05460 Rev. *D
198 Champion Court
San Jose
,
CA 95134-1709
408-943-2600
Revised November 8, 2006
Features
Temperature Ranges
— Industrial: –40°C to 85°C
— Automotive-A: –40°C to 85°C
— Automotive-E: –40°C to 125°C
Pin-and function-compatible with CY7C1021CV33
High speed
— t
AA
= 10 ns
Low active power
— I
CC
= 60 mA @ 10 ns
Low CMOS standby power
— I
SB2
= 3 mA
2.0V data retention
Automatic power-down when deselected
CMOS for optimum speed/power
Independent control of upper and lower bits
Available in Pb-free 44-pin 400-Mil wide Molded SOJ,
44-pin TSOP II and 48-ball VFBGA packages
Functional Description
[1]
The CY7C1021DV33 is a high-performance CMOS static
RAM organized as 65,536 words by 16 bits. This device has
an automatic power-down feature that significantly reduces
power consumption when deselected.
Writing to the device is accomplished by taking Chip Enable
(CE) and Write Enable (WE) inputs LOW. If Byte Low Enable
(BLE) is LOW, then data from I/O pins (I/O
0
through I/O
7
), is
written into the location specified on the address pins (A
0
through A
15
). If Byte High Enable (BHE) is LOW, then data
from I/O pins (I/O
8
through I/O
15
) is written into the location
specified on the address pins (A
0
through A
15
).
Reading from the device is accomplished by taking Chip
Enable (CE) and Output Enable (OE) LOW while forcing the
Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW,
then data from the memory location specified by the address
pins will appear on I/O
0
to I/O
7
. If Byte High Enable (BHE) is
LOW, then data from memory will appear on I/O
8
to I/O
15
. See
the truth table at the end of this data sheet for a complete
description of Read and Write modes.
The input/output pins (I/O
0
through I/O
15
) are placed in a
high-impedance state when the device is deselected (CE
HIGH), the outputs are disabled (OE HIGH), the BHE and BLE
are disabled (BHE, BLE HIGH), or during a Write operation
(CE LOW, and WE LOW).
The CY7C1021DV33 is available in Pb-free 44-pin 400-Mil
wide Molded SOJ, 44-pin TSOP II and 48-ball VFBGA
packages.
64K x 16
RAM Array
I/O
0
–I/O
7
R
A
7
A
6
A
5
A
4
A
3
A
2
A
1
A
0
COLUMN DECODER
A
9
A
1
A
1
A
1
A
1
A
1
A
1
S
DATA IN DRIVERS
OE
BLE
I/O
8
–I/O
15
CE
WE
BHE
A
8
Logic Block Diagram
Note
1. For guidelines on SRAM system design, please refer to the “System Design Guidelines” Cypress application note, available on the internet at www.cypress.com
[+] Feedback
相關PDF資料
PDF描述
CY7C1021D 1-Mbit (64K x 16) Static RAM
CY7C1021D-10VXI 1-Mbit (64K x 16) Static RAM
CY7C1021D-10ZSXE 1-Mbit (64K x 16) Static RAM
CY7C1021D-10ZSXI 1-Mbit (64K x 16) Static RAM
CY7C1021V 64K x 16 Static RAM(64K x 16 靜態 RAM)
相關代理商/技術參數
參數描述
CY7C1021L-12ZC 制造商:Rochester Electronics LLC 功能描述:- Bulk
CY7C1021V33-10VC 制造商:Cypress Semiconductor 功能描述:
CY7C1021V33-10ZC 制造商:Cypress Semiconductor 功能描述:Static RAM, 64Kx16, 44 Pin, Plastic, TSOP
CY7C1021V33-12VC 制造商:Rochester Electronics LLC 功能描述:- Bulk
CY7C1021V33-12VCT 制造商:Rochester Electronics LLC 功能描述:- Bulk
主站蜘蛛池模板: 江北区| 乌兰浩特市| 全南县| 兴安盟| 略阳县| 临清市| 威远县| 盐津县| 周口市| 逊克县| 大港区| 股票| 鲁山县| 绍兴市| 拜城县| 黎平县| 顺昌县| 禄劝| 上栗县| 大关县| 苏尼特右旗| 兰溪市| 双峰县| 时尚| 新竹县| 镇赉县| 滨州市| 华安县| 正阳县| 鹿邑县| 临颍县| 大余县| 宁城县| 武强县| 苗栗县| 鄱阳县| 左云县| 衡阳县| 巴彦淖尔市| 达孜县| 南安市|