- 您現(xiàn)在的位置：買賣IC網 > PDF目錄380186 > CY7C1214F (Cypress Semiconductor Corp.) 1-Mb (32K x 32) Flow-Through Sync SRAM PDF資料下載
參數(shù)資料
| 型號： | CY7C1214F |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | 1-Mb (32K x 32) Flow-Through Sync SRAM |
| 中文描述： | 1字節(jié)（32K的× 32）流量通過同步SRAM的 |
| 文件頁數(shù)： | 1/15頁 |
| 文件大?。?/td> | 295K |
| 代理商： | CY7C1214F |
1-Mb (32K x 32) Flow-Through Sync SRAM
CY7C1214F
Cypress Semiconductor Corporation
Document #: 38-05434 Rev. *A
3901 North First Street
San Jose
,
CA 95134
408-943-2600
Revised March 24, 2004
Features
32K X 32 common I/O
3.3V –5% and +10% core power supply (V
DD
)
3.3V I/O supply (V
DDQ
)
Fast clock-to-output times
— 7.5 ns (117-MHz version)
— 8.5 ns (100-MHz version)
Provide high-performance 2-1-1-1 access rate
User-selectable burst counter supporting Intel
Pentium
interleaved or linear burst sequences
Separate processor and controller address strobes
Synchronous self-timed write
Asynchronous output enable
Supports 3.3V I/O level
Offered in JEDEC-standard 100-pin TQFP package
“ZZ” Sleep Mode option
Functional Description
[1]
The CY7C1214F is a 32,768 x 32 synchronous cache RAM
designed to interface with high-speed microprocessors with
minimum glue logic. Maximum access delay from clock rise is
7.5 ns (117-MHz version). A 2-bit on-chip counter captures the
first address in a burst and increments the address automati-
cally for the rest of the burst access. All synchronous inputs
are gated by registers controlled by a positive-edge-triggered
Clock Input (CLK). The synchronous inputs include all
addresses, all data inputs, address-pipelining Chip Enable
(CE
), depth-expansion Chip Enables (CE
2
and
CE
), Burst
Control inputs (ADSC, ADSP, and ADV), Write Enables
(BW
, and BWE), and Global Write (GW). Asynchronous
inputs include the Output Enable (OE) and the ZZ pin.
The CY7C1214F allows either interleaved or linear burst
sequences, selected by the MODE input pin. A HIGH selects
an interleaved burst sequence, while a LOW selects a linear
burst sequence. Burst accesses can be initiated with the
Processor Address Strobe (ADSP) or the cache Controller
Address Strobe (ADSC) inputs. Address advancement is
controlled by the Address Advancement (ADV) input.
Addresses and chip enables are registered at rising edge of
clock when either Address Strobe Processor (ADSP) or
Address Strobe Controller (ADSC) are active. Subsequent
burst addresses can be internally generated as controlled by
the Advance pin (ADV).
The CY7C1214F operates from a +3.3V core power supply
while all outputs may operate with a +3.3V supply. All inputs
and outputs are JEDEC-standard JESD8-5-compatible.
Note:
1. For best-practices recommendations, please refer to the Cypress application note
System Design Guidelines
on www.cypress.com
Logic Block Diagram
ADDRESS
REGISTER
BURST
COUNTER
AND LOGIC
CLR
Q1
Q0
ENABLE
REGISTER
SENSE
AMPS
OUTPUT
BUFFERS
INPUT
REGISTERS
MEMORY
ARRAY
MODE
A
[1:0]
ZZ
DQs
A0, A1, A
ADV
CLK
ADSP
ADSC
BW
D
BW
C
BW
B
BW
A
BWE
CE1
CE2
CE3
OE
GW
SLEEP
CONTROL
DQ
A
BYTE
WRITE REGISTER
DQ
B
BYTE
WRITE REGISTER
DQ
C
BYTE
WRITE REGISTER
BYTE
WRITE REGISTER
DQ
D
DQ
D
BYTE
WRITE REGISTER
DQ
C
BYTE
WRITE REGISTER
DQ
B
BYTE
WRITE REGISTER
DQ
A
BYTE
WRITE REGISTER
相關PDF資料 |
PDF描述 |
|---|---|
| CY7C1217H-100AXC | 1-Mbit (32K x 36) Flow-Through Sync SRAM |
| CY7C1217H-100AXI | 1-Mbit (32K x 36) Flow-Through Sync SRAM |
| CY7C1217H-133AXC | 1-Mbit (32K x 36) Flow-Through Sync SRAM |
| CY7C1217H-133AXI | 1-Mbit (32K x 36) Flow-Through Sync SRAM |
| CY7C1218H | 1-Mbit (32K x36) Pipelined Sync SRAM |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C1214F-100AC | 制造商:Cypress Semiconductor 功能描述: |
| CY7C1214F-100ACT | 制造商:Cypress Semiconductor 功能描述: |
| CY7C1215F-166AC | 制造商:Rochester Electronics LLC 功能描述:1MB (32K X 32) 3.3V PIPELINE SCD - Bulk 制造商:Cypress Semiconductor 功能描述: |
| CY7C1215H-166AXC | 制造商:Cypress Semiconductor 功能描述:SRAM SYNC SGL 3.3V 1MBIT 32KX32 3.5NS 100TQFP - Bulk |
| CY7C1217H-133AXC | 制造商:Cypress Semiconductor 功能描述:SRAM SYNC QUAD 3.3V 1.125MBIT 32KX36 7.5NS 100TQFP - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。