- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄380186 > CY7C1219F (Cypress Semiconductor Corp.) 2.5V, 170 MHz, 5 Output SSTL-2 Zero Delay Clock Driver PDF資料下載
參數(shù)資料
| 型號(hào)： | CY7C1219F |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | 2.5V, 170 MHz, 5 Output SSTL-2 Zero Delay Clock Driver |
| 中文描述： | 1兆位（32K的× 36）流水線雙氰胺同步靜態(tài)存儲(chǔ)器 |
| 文件頁數(shù)： | 1/15頁 |
| 文件大小： | 333K |
| 代理商： | CY7C1219F |
1-Mbit (32K x 36) Pipelined DCD Sync
SRAM
CY7C1219F
Cypress Semiconductor Corporation
Document #: 38-05416 Rev. *A
3901 North First Street
San Jose
,
CA 95134
408-943-2600
Revised April 10, 2004
Features
Registered inputs and outputs for pipelined operation
Optimal for performance (Double-Cycle deselect)
— Depth expansion without wait state
32K × 36-bit common I/O architecture
3.3V –5% and +10% core power supply (V
DD
)
3.3V I/O supply (V
DDQ
)
Fast clock-to-output times
— 3.5 ns (for 166-MHz device)
— 4.0 ns (for 133-MHz device)
Provide high-performance 3-1-1-1 access rate
User-selectable burst counter supporting Intel
Pentium
interleaved or linear burst sequences
Separate processor and controller address strobes
Synchronous self-timed writes
Asynchronous Output Enable
JEDEC-standard 100-pin TQFP package and pinout
“ZZ” Sleep Mode option
Functional Description
[1]
The CY7C1219F SRAM integrates 32,768 x 36 SRAM cells
with advanced synchronous peripheral circuitry and a two-bit
counter for internal burst operation. All synchronous inputs are
gated by registers controlled by a positive-edge-triggered
Clock Input (CLK). The synchronous inputs include all
addresses, all data inputs, address-pipelining Chip Enable
(CE
), depth-expansion Chip Enables (CE
2
and
CE
), Burst
Control inputs (ADSC, ADSP, and ADV), Write Enables
(BW
[A:D]
, and BWE), and Global Write (GW). Asynchronous
inputs include the Output Enable (OE) and the ZZ pin.
Addresses and chip enables are registered at rising edge of
clock when either Address Strobe Processor (ADSP) or
Address Strobe Controller (ADSC) are active. Subsequent
burst addresses can be internally generated as controlled by
the Advance pin (ADV).
Address, data inputs, and write controls are registered on-chip
to initiate a self-timed Write cycle.This part supports Byte Write
operations (see Pin Descriptions and Truth Table for further
details). Write cycles can be one to four bytes wide as
controlled by the byte write control inputs. GW active LOW
causes all bytes to be written. This device incorporates an
additional pipelined enable register which delays turning off
the output buffers an additional cycle when a deselect is
executed.This feature allows depth expansion without penal-
izing system performance.
The CY7C1219F operates from a +3.3V core power supply
while all outputs operate with a +3.3V supply. All inputs and
outputs are JEDEC-standard JESD8-5-compatible.
Selection Guide
166 MHz
3.5
240
40
133 MHz
4.0
225
40
Unit
ns
mA
mA
Maximum Access Time
Maximum Operating Current
Maximum CMOS Standby Current
Shaded area contains advance information. Please contact your local Cypress sales representative for availability of this part.
Notes:
1. For best-practices recommendations, please refer to the Cypress application note
System Design Guidelines
on www.cypress.com.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY7C1219F-133AC | 1-Mbit (32K x 36) Pipelined DCD Sync SRAM |
| CY7C1223H | 2-Mbit (128K x 18) Pipelined DCD Sync SRAM |
| CY7C1223H-133AXC | 2-Mbit (128K x 18) Pipelined DCD Sync SRAM |
| CY7C1223H-133AXI | 2-Mbit (128K x 18) Pipelined DCD Sync SRAM |
| CY7C1223H-166AXC | 2-Mbit (128K x 18) Pipelined DCD Sync SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C1219F-133AC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CY7C12235DC | 制造商:CYPRESS 功能描述:New |
| CY7C122-35PC | 制造商:Cypress Semiconductor 功能描述: |
| CY7C1223F-133AC | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Cypress Semiconductor 功能描述: |
| CY7C1223H-166AXC | 制造商:Cypress Semiconductor 功能描述:SRAM SYNC SGL 3.3V 2MBIT 128KX16 3.5NS 100TQFP - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。