- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄380189 > CY7C1346 (Cypress Semiconductor Corp.) 64K x 36 Synchronous-Pipelined Cache RAM(64K x 36同步流水線式高速緩沖存儲(chǔ)器 RAM) PDF資料下載
參數(shù)資料
| 型號(hào)： | CY7C1346 |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | 64K x 36 Synchronous-Pipelined Cache RAM(64K x 36同步流水線式高速緩沖存儲(chǔ)器 RAM) |
| 中文描述： | 64K的× 36同步流水線緩存內(nèi)存（64K的× 36同步流水線式高速緩沖存儲(chǔ)器的RAM） |
| 文件頁(yè)數(shù)： | 1/17頁(yè) |
| 文件大小： | 443K |
| 代理商： | CY7C1346 |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)
64K x 36 Synchronous-Pipelined Cache RAM
CY7C1346
PRELIMINARY
Cypress Semiconductor Corporation
3901 North First Street
San Jose
CA 95134
February 17, 1999
408-943-2600
1346
Features
Supports 100-MHz bus for Pentium
and PowerPC
operations with zero wait states
Fully registered inputs and outputs for pipelined oper-
ation
64K by 36 common I/O architecture
3.3V core power supply
2.5V / 3.3V I/O operation
Fast clock-to-output times
—3.5 ns (for 166-MHz device)
—4.0 ns (for 133-MHz device)
—5.5 ns (for 100-MHz device)
User-selectable burst counter supporting Intel
tium interleaved or linear burst sequences
Separate processor and controller address strobes
Synchronous self-timed writes
Asynchronous output enable
JEDEC-standard 100 TQFP pinout
“ZZ” Sleep Mode option and Stop Clock option
Pen-
Functional Description
The CY7C1346 is 3.3V 64K by 36 synchronous-pipelined
cache SRAM designed to support zero-wait-state secondary
cache with minimal glue logic.
The CY7C1346 I/O pins can operate at either the 2.5V or the
3.3V level; the I/O pins are 3.3V tolerant when V
DDQ
=2.5V.
All synchronous inputs pass through input registers controlled
by the rising edge of the clock. All data outputs pass through
output registers controlled by the rising edge of the clock. Max-
imum access delay from the clock rise is 3.5 ns (166-MHz
device).
The CY7C1346 supports either the interleaved burst se-
quence used by the Intel Pentium processor or a linear burst
sequence used by processors such as the PowerPC. The burst
sequence is selected through the MODE pin. Accesses can
be initiated by asserting either the processor address strobe
(ADSP) or the controller address strobe (ADSC) at clock rise.
Address advancement through the burst sequence is con-
trolled by the ADV input. A 2-bit on-chip wraparound burst
counter captures the first address in a burst sequence and
automatically increments the address for the rest of the burst
access.
Byte write operations are qualified with the four Byte Write
Select (BW
[3:0]
) inputs. A Global Write Enable (GW) overrides
all byte write inputs and writes data to all four bytes. All writes
are conducted with on-chip synchronous self-timed write cir-
cuitry.
Three synchronous chip selects (CE
1
, CE
2
, CE
3
) and an asyn-
chronous output enable (OE) provide for easy bank selection
and output three-state control. In order to provide proper data
during depth expansion, OE is masked during the first clock of
a read cycle when emerging from a deselected state.
Intel and Pentium are registered trademarks of Intel Corporation.
PowerPC is a trademark of IBM Corporation.
CLK
ADV
ADSC
ADSP
A
[15:0]
GW
BWE
BW
3
BW
2
BW
1
BW
0
1
CE
2
CE
3
OE
ZZ
BURST
COUNTER
ADDRESS
REGISTER
ROUTPUT
CLK
INPUT
REGISTERS
CLK
64K X 36
MEMORY
ARRAY
Q
0
Q
1
Q
D
CLR
SLEEP
CONTROL
36
36
16
14
14
16
(A
[1;0]
)
2
MODE
Logic Block Diagram
DQ
[31:0]
DP
[3:0]
DQ[31:24], DP[3]
REGISTERS
DQ[23:16], DP[2]
BYTEWRITE
REGISTERS
BYTEWRITE
REGISTERS
DQ[7:0], DP[0]
BYTEWRITE
REGISTERS
D
Q
D
Q
D
Q
D
Q
ENABLE CE
REGISTER
D
Q
ENABLE DELAY
REGISTER
D
Q
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY7C1347B-100AC | 128K x 36 Synchronous-Pipelined Cache RAM |
| CY7C1347B-100AI | 128K x 36 Synchronous-Pipelined Cache RAM |
| CY7C1347B-100BGC | 128K x 36 Synchronous-Pipelined Cache RAM |
| CY7C1347B-100BGI | 128K x 36 Synchronous-Pipelined Cache RAM |
| CY7C1347B-133AC | 128K x 36 Synchronous-Pipelined Cache RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C1346F-100AC | 制造商:Cypress Semiconductor 功能描述: |
| CY7C1346F-166AC | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Cypress Semiconductor 功能描述: |
| CY7C1346H-166AXC | 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 64X36 2M PL 靜態(tài)隨機(jī)存取存儲(chǔ)器 RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CY7C1346H-166AXCT | 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 64X36 2M PL 靜態(tài)隨機(jī)存取存儲(chǔ)器 RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CY7C1346S-166AXC | 功能描述:IC SRAM 64KX36 SYNC 100-TQFP RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 格式 - 存儲(chǔ)器:EEPROMs - 串行 存儲(chǔ)器類型:EEPROM 存儲(chǔ)容量:4K (512 x 8) 速度:400kHz 接口:I²C，2 線串口 電源電壓:2.7 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:8-MFP 包裝:帶卷 (TR) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。