- 您現(xiàn)在的位置：買(mǎi)賣IC網(wǎng) > PDF目錄380206 > CY7C1515V18 (Cypress Semiconductor Corp.) 72-Mbit QDR⑩-II SRAM 4-Word Burst Architecture PDF資料下載
參數(shù)資料
| 型號(hào)： | CY7C1515V18 |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | 72-Mbit QDR⑩-II SRAM 4-Word Burst Architecture |
| 中文描述： | 72兆位的國(guó)防評(píng)估報(bào)告⑩- II SRAM的4字突發(fā)結(jié)構(gòu) |
| 文件頁(yè)數(shù)： | 1/23頁(yè) |
| 文件大小： | 374K |
| 代理商： | CY7C1515V18 |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)
PRELIMINARY
72-Mbit QDR-II SRAM 4-Word Burst
Architecture
CY7C1513V18
CY7C1515V18
CY7C1526V18
CY7C1511V18
Cypress Semiconductor Corporation
Document #: 38-05363 Rev. *A
3901 North First Street
San Jose
,
CA 95134
408-943-2600
Revised August 11, 2004
Features
Separate Independent Read and Write Data Ports
— Supports concurrent transactions
250-MHz Clock for High Bandwidth
4-Word Burst for reducing address bus frequency
Double Data Rate (DDR) interfaces on both Read and
Write Ports (data transferred at 500 MHz) at 250 MHz
Two input clocks (K and K) for precise DDR timing
— SRAM uses rising edges only
Two output clocks (C and C) accounts for clock skew
and flight time mismatching
Echo clocks (CQ and CQ) simplify data capture in high
speed systems
Single multiplexed address input bus latches address
inputs for both Read and Write ports
Separate Port Selects for depth expansion
Synchronous internally self-timed writes
Available in ×8,x9, ×18, and ×36 configurations
Full data coherency providing most current data
Core Vdd=1.8(+/-0.1V);I/O Vddq=1.4V to Vdd)
15 × 17 x 1.4 mm 1.0-mm pitch FBGA package, 165-ball
(11 × 15 matrix)
Variable drive HSTL output buffers
JTAG 1149.1 Compatible test access port
Delay Lock Loop (DLL) for accurate data placement
Configurations
CY7C1511V18–8M x 8
CY7C1526V18–8M x 9
CY7C1513V18–4M x 18
CY7C1515V18–2M x 36
Functional Description
The CY7C1511V18, CY7C1526V18, CY7C1513V18, and
CY7C1515V18 are 1.8V Synchronous Pipelined SRAMs,
equipped with QDR-II architecture. QDR-II architecture
consists of two separate ports to access the memory array.
The Read port has dedicated Data Outputs to support Read
operations and the Write Port has dedicated Data Inputs to
support Write operations. QDR-II architecture has separate
data inputs and data outputs to completely eliminate the need
to “turn-around” the data bus required with common I/O
devices. Access to each port is accomplished through a
common address bus. Addresses for Read and Write
addresses are latched on alternate rising edges of the input
(K) clock. Accesses to the QDR-II Read and Write ports are
completely independent of one another. In order to maximize
data throughput, both Read and Write ports are equipped with
Double Data Rate (DDR) interfaces. Each address location is
associated with four 8-bit words (CY7C1511V18) or 9-bit
words (CY7C1526V18) or 18-bit words (CY7C1513V18) or
36-bit words (CY7C1515V18) that burst sequentially into or
out of the device. Since data can be transferred into and out
of the device on every rising edge of both input clocks (K and
K and C and C), memory bandwidth is maximized while simpli-
fying system design by eliminating bus “turn-arounds”.
Depth expansion is accomplished with Port Selects for each
port. Port selects allow each port to operate independently.
All synchronous inputs pass through input registers controlled
by the K or K input clocks. All data outputs pass through output
registers controlled by the C or C input clocks. Writes are
conducted with on-chip synchronous self-timed write circuitry.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY7C1515V18-167BZC | 72-Mbit QDR⑩-II SRAM 4-Word Burst Architecture |
| CY7C1515V18-200BZC | 72-Mbit QDR⑩-II SRAM 4-Word Burst Architecture |
| CY7C1515V18-250BZC | 72-Mbit QDR⑩-II SRAM 4-Word Burst Architecture |
| CY7C1526V18 | 72-Mbit QDR⑩-II SRAM 4-Word Burst Architecture |
| CY7C1526V18-167BZC | 72-Mbit QDR⑩-II SRAM 4-Word Burst Architecture |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C1515V18-167BZC | 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 2M x 36 1.8V QDR 靜態(tài)隨機(jī)存取存儲(chǔ)器 COM RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CY7C1515V18-167BZCES | 制造商:Cypress Semiconductor 功能描述:SRAM SYNC DUAL 1.8V 72MBIT 2MX36 0.5NS 165FBGA - Bulk |
| CY7C1515V18-167BZXI | 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 2M x 36 1.8V QDR 靜態(tài)隨機(jī)存取存儲(chǔ)器 RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CY7C1515V18-200BZC | 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 2M x 36 1.8V QDR 靜態(tài)隨機(jī)存取存儲(chǔ)器 COM RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CY7C1515V18-200BZCES | 制造商:Cypress Semiconductor 功能描述:SRAM SYNC DUAL 1.8V 72MBIT 2MX36 0.45NS 165FBGA - Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。