- 您現在的位置：買賣IC網 > PDF目錄380220 > CY7C9689 (Cypress Semiconductor Corp.) TAXI Compatible HOTLink Transceiver(TAXI 兼容的 HOTLink收發器) PDF資料下載
參數資料
| 型號： | CY7C9689 |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | TAXI Compatible HOTLink Transceiver(TAXI 兼容的 HOTLink收發器) |
| 中文描述： | 出租車兼容的HOTLink收發器（出租車兼容的的HOTLink收發器） |
| 文件頁數： | 1/33頁 |
| 文件大小： | 378K |
| 代理商： | CY7C9689 |
當前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁
PRELIMINARY
TAXI
Compatible HOTLink Transceiver
CY7C9689
Cypress Semiconductor Corporation
3901 North First Street
San Jose
CA 95134
408-943-2600
May 4, 1999
Features
Second-generation HOTLink technology
AMD AM7968/7969 TAXIchip compatible
8-bit 4B/5B or 10-bit 5B/6B NRZI encoded data transport
10-bit or 12-bit NRZI pre-encoded (bypass) data
transport
Synchronous TTL parallel interface
Embedded/Bypassable 256 character Transmit and
Receive FIFOs
50-to-200 MBaud serial signaling rate
Internal PLLs with no external PLL components
Dual differential PECL-compatible serial inputs and
outputs
Compatible with fiber-optic modules and copper cables
Built-In Self-Test (BIST) for link testing
Link Quality Indicator
Single +5.0V
±
10%supply
100-pin TQFP
Functional Description
The CY7C9689 HOTLink Transceiver is a point-to-point com-
munications building block allowing the transfer of data over
high-speed serial links (optical fiber, balanced, and unbal-
anced copper transmission lines) at speeds ranging between
50 and 200 MBaud. The transmit section accepts parallel data
of selectable widths and converts it to serial data, while the
receiver section accepts serial data and converts it to parallel
data of selectable widths.
Figure 1
illustrates typical connec-
tions between two independent host systems and correspond-
ing CY7C9689 parts. The CY7C9689 provides enhanced
technology, increased functionality, a higher level of integra-
tion, higher data rates, and lower power dissipation over the
AMD AM7968/7969 TAXIchip products.
The transmit section of the CY7C9689 HOTLink can be con-
figured to accept either 8- or 10-bit data characters on each
clock cycle, and stores the parallel data into an internal syn-
chronous Transmit FIFO. Data is read from the Transmit FIFO
and is encoded using embedded 4B/5B or 5B/6B encoders to
improve its serial transmission characteristics. These encoded
characters are then serialized, converted to NRZI, and output
from two PECL compatible differential transmission line driv-
ers at a bit-rate of either 10 or 20 times the input reference
clock in 8-bit (or 10-bit bypass) mode, or 12 or 24 times the
reference clock in 10-bit (or 12-bit bypass) mode.
The receive section of the CY7C9689 HOTLink accepts a se-
rial bit-stream from one of two PECL compatible differential
line receivers and, using a completely integrated PLL Clock
Synchronizer, recovers the timing information necessary for
data reconstruction. The recovered bit stream is converted
from NRZI to NRZ, deserialized, framed into characters, 4B/5B
or 5B/6B decoded, and checked for transmission errors. The
recovered 8- or 10-bit decoded characters are then written to
an internal Receive FIFO, and presented to the destination
host system.
The integrated 4B/5B and 5B/6B encoder/decoder may be by-
passed (disabled) for systems that present externally encoded
or scrambled data at the parallel interface. With the encoder
bypassed, the pre-encoded parallel data stream is converted
to and from a serial NRZI stream. The embedded FIFOs may
also be bypassed (disabled) to create a reference-locked seri-
al transmission link. For those systems requiring even greater
FIFO storage capability, external FIFOs may be directly cou-
pled to the CY7C9689 through the parallel interface without
the need for additional glue-logic.
The TTL parallel I/O interface may be configured as either a
FIFO (configurable for depth expansion through external
FIFOs) or as a pipeline register extender. The FIFO configura-
tions are optimized for transport of time-independent (asyn-
chronous) 8- or 10-bit character-oriented data across a link. A
Built-In Self-Test (BIST) pattern generator and checker allows
for testing of the high-speed serial data paths in both the trans-
mit and receive sections, and across the interconnecting links.
HOTLink devices are ideal for a variety of applications where
parallel interfaces can be replaced with high-speed, point-to-
point serial links. Some applications include interconnecting
workstations, backplanes, servers, mass storage, and video
transmission equipment.
Figure 1. HOTLink System Connections
D
F
R
F
T
F
S
CY7C9689
Receive
Data
Transmit
Data
S
Control
Status
D
F
4
D
R
F
T
F
4
E
S
CY7C9689
Receive
Data
Transmit
Data
S
Control
Status
Serial Link
Serial Link
4
E
4
D
相關PDF資料 |
PDF描述 |
|---|---|
| CY8C27643-12PVXE | PSoC㈢ Mixed-Signal Array |
| CY8C27643-12PVXET | PSoC㈢ Mixed-Signal Array |
| CY8C27X43 | PSoC Mixed Signal Array |
| CY8C27X66 | PSoC Mixed Signal Array |
| CY8C29X66 | PSoC Mixed Signal Array |
相關代理商/技術參數 |
參數描述 |
|---|---|
| CY7C9689A-AC | 制造商:Rochester Electronics LLC 功能描述: 制造商:Cypress Semiconductor 功能描述:PHY 1-CH 100-Pin TQFP Tray |
| CY7C9689A-AI | 制造商:Cypress Semiconductor 功能描述: |
| CY7C9689A-AXC | 功能描述:電信線路管理 IC TAXI Compat HOTLink COM RoHS:否 制造商:STMicroelectronics 產品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
| CY7C9689A-AXCKJ | 制造商:Cypress Semiconductor 功能描述: |
| CY7C9689A-AXI | 功能描述:電信線路管理 IC TAXI Compat HOTLink IND RoHS:否 制造商:STMicroelectronics 產品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
發布緊急采購，3分鐘左右您將得到回復。